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Abstract
This thesis focuses on the development of capacitive sensor readout cir-
cuits and data converters based on frequency-encoding. This research
has been motivated by the needs of consumer electronics industry, which
constantly demands more compact readout circuit for MEMS micro-
phones and other sensors. Nowadays, data acquisition is mainly based
on encoding signals in voltage or current domains, which is becoming
more challenging in modern deep submicron CMOS technologies.
Frequency-encoding is an emerging signal processing technique based
on encoding signals in the frequency domain. The key advantage of
this approach is that systems can be implemented using mostly-digital
circuitry, which benefits from CMOS technology scaling. Frequency-
encoding can be used to build phase referenced integrators, which can
replace classical integrators (such as switched-capacitor based integra-
tors) in the implementation of efficient analog-to-digital converters and
sensor interfaces. The core of the phase referenced integrators studied in
this thesis consists of the combination of different oscillator topologies
with counters and highly-digital circuitry.
This work addresses two related problems: the development of capaci-
tive MEMS sensor readout circuits based on frequency-encoding, and the
design and implementation of compact oscillator-based data converters
for audio applications.
In the first problem, the target is the integration of the MEMS sensor
into an oscillator circuit, making the oscillation frequency dependent on
the sensor capacitance. This way, the sound can be digitized by measur-
ing the oscillation frequency, using digital circuitry. However, a MEMS
microphone is a complex structure on which several parasitic effects can
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influence the operation of the oscillator. This work presents a feasibility
analysis of the integration of a MEMS microphone into different oscilla-
tor topologies. The conclusion of this study is that the parasitics of the
MEMS limit the performance of the microphone, making it inefficient.
In contrast, replacing conventional ADCs with frequency-encoding based
ADCs has proven a very efficient solution, which motivates the next
problem.
In the second problem, the focus is on the development of high-order
oscillator-based Σ∆ modulators. Firstly, the equivalence between clas-
sical integrators and phase referenced integrators has been studied, fol-
lowed by an overview of state-of-art oscillator-based converters. Then,
a procedure to replace classical integrators by phase referenced integra-
tors is presented, including a design example of a second-order oscillator-
based Σ∆ modulator. Subsequently, the main circuit impairments that
limit the performance of this kind of implementations, such as phase
noise, jitter or metastability, are described.
This thesis also presents a methodology to evaluate the impact of
phase noise and distortion in oscillator-based systems. The proposed
method is based on periodic steady-state analysis, which allows the rapid
estimation of the system dynamic range without resorting to transient
simulations. In addition, a novel technique to analyze the impact of
clock jitter in Σ∆ modulators is described.
Two integrated circuits have been implemented in 0.13 µm CMOS
technology to demonstrate the feasibility of high-order oscillator-based
Σ∆ modulators. Both chips have been designed to feature second-
order noise shaping using only oscillators and digital circuitry. The first
testchip shows a malfunction in the digital circuitry due to the com-
plexity of the multi-bit counters. The second chip, implemented using
single-bit counters for simplicity, shows second-order noise shaping and
reaches 103 dB-A of dynamic range in the audio bandwidth, occupying
only 0.04 mm2.
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Resumen
Esta tesis se centra en el desarrollo de conversores de datos e interfaces
para sensores capacitivos basados en codificación en frecuencia. Esta
investigación está motivada por las necesidades de la industria, que con-
stantemente demanda reducir el tamaño de este tipo de circuitos. Hoy en
día, la adquisición de datos está basada principalmente en la codificación
de señales en tensión o en corriente. Sin embargo, la implementación
de este tipo de soluciones en tecnologías CMOS nanométricas presenta
varias dificultades.
La codificación de frecuencia es una técnica emergente en el proce-
sado de señales basada en codificar señales en el dominio de la frecuencia.
La principal ventaja de esta alternativa es que los sistemas pueden im-
plementarse usando circuitos mayoritariamente digitales, los cuales se
benefician de los avances de la tecnología CMOS. La codificación en
frecuencia puede emplearse para construir integradores referidos a la
fase, que pueden reemplazar a los integradores clásicos (como los basa-
dos en capacidades conmutadas) en la implementación de conversores
analógico-digital e interfaces de sensores. Los integradores referidos a la
fase estudiados en esta tesis consisten en la combinación de diferentes
topologías de osciladores con contadores y circuitos principalmente dig-
itales.
Este trabajo aborda dos cuestiones relacionadas: el desarrollo de cir-
cuitos de lectura para sensores MEMS capacitivos basados en codifi-
cación temporal, y el diseño e implementación de conversores de datos
compactos para aplicaciones de audio basados en osciladores.
En el primer caso, el objetivo es la integración de un sensor MEMS
en un oscilador, haciendo que la frecuencia de oscilación depende de la
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capacidad del sensor. De esta forma, el sonido puede ser digitalizado
midiendo la frecuencia de oscilación, lo cual puede realizarse usando cir-
cuitos en su mayor parte digitales. Sin embargo, un micrófono MEMS es
una estructura compleja en la que múltiples efectors parasíticos pueden
alterar el correcto funcionamiento del oscilador. Este trabajo presenta
un análisis de la viabilidad de integrar un micrófono MEMS en diferentes
topologías de oscilador. La conclusión de este estudio es que los parasíti-
cos del MEMS limitan el rendimiento del micrófono, causando que esta
solución no sea eficiente. En cambio, la implementación de conversores
analógico-digitales basados en codificación en frecuencia ha demostrado
ser una alternativa muy eficiente, lo cual motiva el estudio del siguiente
problema.
La segunda cuestión está centrada en el desarrollo de moduladores
Σ∆ de alto orden basados en osciladores. En primer lugar se ha estu-
diado la equivalencia entre los integradores clásicos y los integradores
referidos a la fase, seguido de una descripción de los conversores basa-
dos en osciladores publicados en los últimos años. A continuación se
presenta un procedimiento para reemplazar integradores clásicos por in-
tegradores referidos a la fase, incluyendo un ejemplo de diseño de un
modulador Σ∆ de segundo orden basado en osciladores. Posteriormente
se describen los principales problemas que limitan el rendimiento de este
tipo de sistemas, como el ruido de fase, el jitter o la metaestabilidad.
Esta tesis también presenta un nuevo método para evaluar el impacto
del ruido de fase y de la distorsión en sistemas basados en osciladores. El
método propuesto está basado en simulaciones PSS, las cuales permiten
la rápida estimación del rango dinámico del sistema sin necesidad de
recurrir a simulaciones temporales. Además, este trabajo describe una
nueva técnica para analizar el impacto del jitter de reloj en moduladores
Σ∆.
En esta tesis se han implementado dos circuitos integrados en tec-
nología CMOS de 0.13 µm, con el fin de demostrar la viabilidad de los
moduladores Σ∆ de alto orden basados en osciladores. Ambos chips han
sido diseñados para producir conformación espectral de ruido de segundo
orden, usando únicamente osciladores y circuitos mayoritariamente dig-
itales. El primer chip ha mostrado un error en el funcionamiento de los
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circuitos digitales debido a la complejidad de las estructuras multi-bit
utilizadas. El segundo chip, implementado usando contadores de un solo
bit con el fin de simplificar el sistema, consigue conformación espectral
de ruido de segundo orden y alcanza 103 dB-A de rango dinámico en el
ancho de banda del audio, ocupando solo 0.04 mm2.
IX
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Introduction
Over the last decades, the semiconductor industry has experienced a
revolution due to countless improvements achieved in production tech-
niques. The minimum size of MOS transistors has been reduced in sev-
eral orders of magnitude, allowing the fabrication of several billions of
transistors on a single integrated circuit. These technological advances
have increased the competitiveness of digital circuits, which are nowa-
days incomparably more efficient in terms of silicon area and power con-
sumption than its analog counterparts.
However, digital systems are not directly compatible with most of
the real-world magnitudes with which human beings interact, such as
temperature, pressure, acceleration, etc. These magnitudes (known as
“measurands”) can be transformed into electrical signals by means of
transducers, which generate analog signals proportional to the measured
magnitude. Analog signals can take any value in a certain range, and
can change at any time. Conversely, digital signals can only take a finite
number of values at a finite number of instant per unit of time. In other
words, a digital system operates in discrete-time and requires a quan-
tized signal. In consequence, modern sensors are typically composed of
two stages: the first stage is based on a transducer element which trans-
forms the measurand into an analog signal, whereas the second stage
transforms this signal into a digital sequence compatible with digital
circuitry.
In the past, the use of sensors was limited to industry, defense, and
a few specific applications. However, nowadays, sensors are present in
everyday life, and the evolution of smart phones, wearable devices and
Internet of Things have boosted demand for CMOS-based integrated
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sensors. Given that these devices are frequently powered using batteries,
the development of low-power sensors is essential to extend battery life.
The other main interest of this industry is reducing the silicon area
occupied by each sensor, which reduces fabrication costs and facilitates
the integration of the device in compact packages.
Audio acquisition is one of the most active sectors in the development
of sensors, due to its relevance in mobile telephony and its potential ap-
plications in noise cancellation, voice recognition, and voice-controlled
devices. Miniaturized microphones are typically fabricated as micro-
electromechanical systems (MEMS), built over a semiconductor mate-
rial with moving parts. MEMS microphones are connected to CMOS
readout circuits, which measure the capacitance of the sensor and gen-
erate the digital output of the sensor. In most of the cases, readout
circuits are based on injecting an electrical charge into the MEMS ca-
pacitor and reading out the capacitor voltage through a conventional
analog-to-digital converter (ADC), typically a Σ∆ modulator, as shown
in Figure I.1.
BufferBiasing circuitry
MEMS
Output 
data
 ADC
Figure I.1: Simplified diagram of a typical readout circuit for MEMS
microphones.
There are strong trends towards reducing the power consumption,
the silicon area, and the power supply of miniaturized sensors. Un-
fortunately, meeting these specifications following the current approach
present important challenges. On one hand, the biasing circuitry re-
quired to maintain the MEMS charged at a constant charge frequently
operates at relatively high voltages (typically between 3 V and 8 V),
which hinders the implementation of this kind of systems in modern
CMOS technologies. On the other hand, reducing the area, the power
consumption, and the supply voltage of classical Σ∆ modulators built
with operational amplifiers is not evident.
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Motivation and objectives of this thesis
Frequency-encoding is an emerging technique which has great poten-
tial for development of compact circuits in CMOS technology. In short,
frequency-encoding consists on using the input signal to modulate the
frequency of a carrier signal, which can be efficiently post-processed
(typically using mostly-digital circuitry) to recover the original signal.
The main objective of this thesis is the study of frequency-encoding ap-
proaches to design efficient readout circuits for sensors, and specifically
for capacitive MEMS microphones.
Figure I.2 illustrates the two frequency-encoding based readout cir-
cuits considered in this thesis. In both cases, the changes in the MEMS
capacitance due to sound pressure variations modulate the oscillation
frequency of an oscillator, whose output is digitized using a frequency-
to-digital converter. In the architecture of Figure I.2(a) the MEMS is
used as part of the oscillator, influencing its time constant. In conse-
quence, any change in the MEMS capacitance alters the oscillation fre-
quency. In this case the biasing circuitry is not required, and the system
can theoretically operate at low supply voltages. However, the direct
connection between the MEMS and the oscillator may be problematic
due to MEMS parasitics. On the other hand, Figure I.2(b) depicts a
readout circuit based on the classical biasing shown in Fig. I.1, on which
the analog-to-digital conversion is performed using an oscillator-based
Σ∆ modulator. Although this approach requires a biasing circuitry, the
interconnection between the readout circuit and the MEMS is not a
problem.
Digital MEMS microphones typically feature a single-bit digital out-
put with a sampling rate of several MHz. This requirement prevents
the use of first-order Σ∆ modulators, which would require higher sam-
pling frequencies of multi-bit quantizers in order to reach the target
dynamic range (typically higher than 96 dB). In contrast, high-order
Σ∆ modulators are better suited for this application since the target
resolution can be reached with a digital output compatible with cur-
rent interfaces. For this reason, this work proposed the implementation
of high-order oscillator-based Σ∆ modulators for MEMS microphones
3
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MEMS
Oscillator
Frequency 
to digital 
converter
Output 
data
(a)
BufferBiasing circuitry
MEMS
Oscillator
Frequency 
to digital 
converter
Oscillator-based ADC
Output 
data
(b)
Figure I.2: Simplified diagrams of two possible time-encoding based
readout circuits. (a) Direct connection between MEMS and oscillator.
(b) Classical MEMS biasing with oscillator-based ADC.
readout circuits.
In addition to the evaluation of these two approaches, this thesis
also aims at studying the main circuit impairments that limit the per-
formance of oscillator-based systems. On one hand, phase noise and
distortion limit the accuracy of the frequency-encoding process in os-
cillators. The influence of these two effects in the performance of the
system could be evaluated through the in-depth analysis of the oscilla-
tor circuit. However, this calculation is in most of the cases very tedious,
and circuit-level simulations are preferred. Unfortunately, in some appli-
cations the computing time required to obtain transient simulations with
enough number of points is too long. In consequence, another objective
proposed for this thesis is the development of a simulation methodol-
ogy to estimate the limitations of phase noise and distortion without
resorting to time-consuming transient simulations.
On the other hand, random variations in the sampling period (known
as clock jitter) degrade the performance of ADCs, specially in the case of
continuous-time Σ∆ modulators. Although this phenomenon has been
widely studied during the last decades, most of the analysis are based on
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assumption valid for specific modulator topologies, and the subsequent
analysis can not be applied to different ADC architectures. Another
objective of this thesis is the development of an analysis strategy to
estimate the influence of clock jitter in continuous-time Σ∆ modulators
and oscillator-based modulators.
In summary, the main objectives are:
• To study the feasibility of oscillator-based readout circuits for capac-
itive MEMS microphones where the sensor is part of the oscillator,
making a survey of possible capacitance-controlled oscillators.
• To develop novel high-order oscillator-based Σ∆ modulators suit-
able for sensor applications, specially for MEMS microphones.
• To implement one or several prototypes in 0.13 µm CMOS tech-
nology to demonstrate the feasibility of this approach for MEMS
microphones.
• To study the influence of phase noise and distortion in the perfor-
mance of oscillator-based systems.
• To proposed a methodology to study the influence of clock jitter in
continuous-time Σ∆ modulators compatible with oscillator-based
implementations.
Structure of this document
This dissertation is organized in four parts:
• Part I: Oscillator-based MEMS microphones.
 Chapter 1 provides a compact introduction to sensors, capaci-
tive MEMS microphones, and analog-to-digital conversion tech-
niques.
 In Chapter 2 we analyze the feasibility of a microphone where
the MEMS sensor is part of the oscillator, in order to mod-
ulate the oscillation frequency without the need for a biasing
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circuitry. We conclude that this approach is not efficient for
this kind of sensors.
• Part II: High-order oscillator-based Σ∆ modulators
 Chapter 3 presents an overview of frequency-encoding data con-
verters, including an introduction to phase referenced integra-
tion and the state-of-the-art in oscillator-based Σ∆ modulators.
 In Chapter 4 we propose architectures and implementation al-
ternatives for high-order single-loop oscillator-based Σ∆ modu-
lators. We focus on second-order low-pass modulators intended
for the digitalization of the signals captured by analog MEMS
microphones.
 Chapter 5 describes the influence of phase noise and distortion
in oscillator-based ADCs, and proposes an efficient methodol-
ogy to estimate the performance of a converter.
 Chapter 6 presents a new approach to study the influence of
sampling clock jitter in Σ∆ modulators. The proposed method
is based on representing the system under analysis in a time-
base on which the sampling period is constant. Two examples
of how the proposed time-base projection can be applied to
different continuous-time Σ∆ modulators are provided.
• Part III: Experimental results
 Chapter 7 presents the design and implementation of a second-
order oscillator-based Σ∆ converter with multi-bit interstage
connections. This modulator is derived from the architectures
described in Chapter 4, tailored for audio applications. The
resulting chip has also been used to verify part of the derivations
presented in Chapter 5.
 Chapter 8 shows the design and implementation of a second-
order oscillator-based Σ∆ modulator with single-bit interstage
connections. This chip is aimed to improve the performance
of the design presented in Chapter 7, which did not reach the
target performance due to the multi-bit interconnections.
6
Introduction
• Part IV: Conclusions
 Finally, Chapter 9 draws the conclusions of this thesis and
presents potential research activities that may be explored in
the future.
In addition, the description of the main parameters used to eval-
uate the performance of audio ADCs and sensors can be found in
appendix A.
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CHAPTER 1
Signal acquisition methods for
capacitive MEMS microphones
1.1 Introduction
This chapter provides an overview of MEMS microphones and readout
circuits for audio applications. Firstly, we present a compact introduc-
tion to capacitive sensors and miniaturized microphones, including the
description of typical packaging alternatives. Then we describe classi-
cal readout strategies and analog-to-digital conversion techniques, with
special emphasis on Σ∆ modulators. Basic concept of analog-to-digital
conversion such as quantization noise and noise shaping are introduced.
Finally, we give an introduction to time-encoding systems and frequency-
encoding based Σ∆ modulators.
1.2 Background on MEMS microphones
1.2.1 Capacitive sensors
A sensor is a type of transducer that detects a physical magnitude and
transforms it into a different type of signal, typically an electrical signal.
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Therefore, a sensor performs the opposite operation of an actuator, which
modifies a physical magnitude in function of a control signal. There is
a vast variety of sensors designed to measure countless different physi-
cal magnitudes. The structure and composition of a sensing element is
selected to make an electrically measurable magnitude, such as current,
voltages, and resistances, dependent on the measurand.
Capacitive sensors have become very popular in the last years due to
its scalability, versatility, and reduced cost and power consumption. A
capacitive sensor is typically composed of two or more superposed plates
separated by a dielectric material forming a capacitor whose capacitance
is measured by a readout circuit. Figure 1.1 describes an ideal parallel
plates capacitor, whose capacitance C is:
C = 0rA
d
, (1.1)
where 0 is the vacuum permittivity, r is the relative permittivity of the
material between the plates, A is the area of overlap of the two plates,
d is the distance between the plates.
a
b
d
A = a · b
Figure 1.1: Ideal capacitor made of two parallel square plates.
One way to use a capacitor as a sensor is making the overlapped
area depend on the measurand. In the sensor shown in Figure 1.2, one
of the plates is fixed whereas the second plate is mobile and can be
displaced along the horizontal axis. Therefore, the overlapped area (A)
and consequently the capacitance depend linearly on the position of the
plate.
Figure 1.3(a) describes another capacitive sensor architecture on which
the measurand modifies the distance between the plates (d), i.e., the mo-
bile plate can be displace along the vertical axis. In this case, according
14
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a
 a
Figure 1.2: Capacitive sensor based on the modification of the over-
lapped area.
to equation (1.1), the capacitance variation is inversely proportional to
the displacement. This single-ended configuration can be transformed
into a differential sensor by adding a third plate at the other side of the
mobile plate, as shown in Figure 1.3(b). This results in two capacitors,
Cp and Cn, which are affected by a vertical displacement (∆d(t)) of the
central plate in opposite ways:
Cp(t) =
0rA
dp + ∆d(t)
, (1.2)
Cn(t) =
0rA
dn −∆d(t) . (1.3)
 d
d
(a)
 d
dp
dn
(b)
Figure 1.3: Capacitive sensor based on the modification of the distance
between the plates. (a) Single-ended sensor. (b) Differential sensor.
1.2.2 Capacitive MEMS microphones
In addition to the reduction of the transistor size, the advances on semi-
conductor fabrication techniques have allowed the production of minia-
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turized electromechanical devices called microelectromechanical systems
or MEMS. These new techniques enable the integration of sensing ele-
ments, actuators, and other kind of structures in very compact packages.
Figure 1.4 shows a photography of a MEMS gear chain close to a mite,
courtesy of Sandia National Laboratory.
Figure 1.4: A gear chain with a mite approaching. Image courtesy of
Sandia National Laboratory (http://www.sandia.gov)
The reduction of the size and cost of these miniaturized devices has
been exploited in different applications. In the case of capacitive sensors,
MEMS technology has been very relevant in the last years because it
allows the development of very compact capacitors with mobile parts,
which can be used to measure different physical magnitudes such as
acceleration, atmospheric pressure and sound.
Figure 1.5(a) shows the cross section of a flexible membrane that sep-
arates two chambers, A and B. When the pressure of the air contained in
both chambers is the same (PA = PB) the membrane stays at rest, since
the force applied by the pressurized air of one chamber is counterbalance
by the force applied by the air at the other side of the membrane. In
contrast, if the pressure of one of the chambers is increased (for example
PA < PB), a net force Fp appears shifting the membrane towards cham-
ber A, as shown in Figure 1.5(b). Assuming that the volume of both
chambers is large enough such that the displacement of the membrane
has no effect on its pressure, the final position of the membrane is de-
termined by the elastic force Fk that counterbalances Fp, which depends
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Chamber A
Chamber B
PA
PB
Membrane 
at rest
PA = PB
(a)
Chamber A
Chamber B
Fp
PA < PB
Fk
Membrane 
displacement
(b)
Figure 1.5: Pressure measurement using a flexible membrane. (a) Equi-
librium condition. (b) Equilibrium between Fp and Fk for PA < PB.
on the material properties and construction of the membrane.
This phenomenon can be used to build a capacitive sensor capable
of measuring the ambient pressure. One of the chambers is fabricated
in silicon and its hermetic. The pressure at one of the sides of the
membrane is constant and defined during the fabrication process. The
other chamber is opened, and its pressure is equal to the atmospheric
pressure. In consequence, a change in the ambient pressure causes a
displacement of the membrane. A stiff backplate (typically perforated
to enable the air flow) can be attached as a parallel membrane to build
a two-plate variable capacitor whose capacitance variation is inversely
proportional to the variation of the relationship between the ambient
and the reference pressures.
This structure can be optimized for sound sensing by means of two mi-
nor variations. On one hand, the mechanical properties of the membrane
must be carefully chosen to achieve the desired flat frequency response
of membrane displacement for acoustic input at frequencies in the whole
audio band (typically from 20 Hz to 20 kHz). On the other hand, slow
pressure variations (typically caused by altitude or meteorological condi-
tion changes) must be rejected by the sensor in order to achieve uniform
polarization conditions over time. This can be done by adding small
holes to the membrane that enable slow air flows to balance the average
pressure inside and outside of the reference chamber without allowing
fast flows that would reduce the sensitivity of the sensor in the audio
band.
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Figure 1.6 shows the cross section of two commonly used MEMS mi-
crophone configuration [1]. Figure 1.6(a) is a single backplate (SBP)
MEMS, which is the topology explained in the previous paragraphs and
corresponds to the single-ended capacitive sensor depicted in Fig. 1.3(a).
Conversely, Figure 1.6(b) shows a dual backplate (DBP) MEMS micro-
phone, which is the result of adding a second backplate at the opposite
side of the membrane, so it operates as the differential capacitive sensor
described in Fig. 1.3(b).
Membrane 
Backplate
Hole
(a)
Membrane 
Backplate (top)
Hole
Backplate (bottom)
(b)
Figure 1.6: Construction of MEMS microphones combining stiff back-
plates with a semipermeable flexible membrane. (a) Single backplate
structure . (b) Dual backplate structure.
There are two different trends in the fabrication of MEMS micro-
phones: analog and digital outputs. In some cases, the company that
integrates the microphone in the end product (e.g., a smartphone or
wearable manufacturer) prefers a sensor that provides an analog signal.
In this case, the signal digitalization can be tailored to the product needs
in a separate codec chip. On the other hand, other manufacturers prefer
sensors that integrate the ADC in the same package. Nowadays, the
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market size of analog microphones is considerably larger that the mar-
ket of digital microphones, although the latter have gained popularity
during the last years.
Figure 1.7(a) depicts the typical block diagram of an analog micro-
phone. The microphonic capsule (a capacitive MEMS in our case) is
followed by a readout circuit that generates a voltage proportional to
the sound pressure. An example of a commonly used readout circuit
will be provided in Section 1.2.3. In addition to the circuits in the signal
path, power management and auxiliary subsystems are typically required
for the proper operation of the microphone.
Analog readout 
circuit
Auxiliary 
circuitry
Power management 
system
(a)
Analog 
readout 
circuit
Auxiliary 
circuitry
Power management 
system
  ADC DSP
(b)
Figure 1.7: Typical block diagram of commercial MEMS microphones.
(a) Analog microphone. (b) Digital microphone.
Digital microphones also require an ADC to digitize the analog signal,
as shown in Figure 1.7(b). Moreover, the output of the ADC may require
some kind of digital post-processing, such as decimation or filtering. The
specifications for the output signal differ from one manufacturer to other
since the there are several commonly used data rates and communica-
tion protocols. Furthermore, digital microphones incorporate different
operation modes with varying bandwidths, resolutions and power con-
sumptions [2, 3].
The manufacturing processes used in the fabrication of the MEMS are
generally not compatible with the CMOS processes required to fabricate
the electronics, and two different dies must be independently bonded
together inside the package. Figure 1.8(a) shows the cross section of
an example of the integration of a MEMS and the readout ASIC inside
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an acoustic package. In this example, the hole that allows the contact
between the membrane and the atmosphere is at the bottom of the
package, and requires another hole in the printed circuit board (PCB).
Therefore, the reference pressure is determined by the pressure of the
air contained inside the package. An alternative packaging is shown in
Figure 1.8(b), where the hole is in the lid of the package and the reference
pressure is determined by the air trapped between the membrane and
the bottom of the package.
ASIC
PCB
Back volume
Acoustic port
(a)
ASIC
PCB
Back volume
Acoustic port
(b)
Figure 1.8: MEMS microphone and readout ASIC inside an acoustic
package. (a) Acoustic port at the bottom of the package (and PCB).
(b) Acoustic port at the lid of the package.
1.2.3 Classical MEMS microphone readout circuits
One of the most common circuits to generate a voltage proportional to
the acoustic signal is based on biasing the MEMS capacitor through a
very high-ohmic resistor [4,5], as shown in Figure 1.9. In the absence of
sound, membrane and backplate are separated by the nominal distance
(d), and the MEMS is at its nominal capacitance (C0):
CMEMS(t) =
0rA
d
= C0. (1.4)
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VSSVSS
Vbias Rbias
CMEMS(t) Preamplifier
A ADC
vin(t) y[n]vc(t)
Figure 1.9: Simplified diagram of a typical readout circuit for digital
MEMS microphones.
The amount of electric charge stored in the MEMS is
QMEMS(t) = VMEMS · CMEMS(t), (1.5)
which in steady state (i.e., vc(t) = 0 and CMEMS(t) = C0) is almost equal
to
QMEMS(t) ≈ Vbias · C0 = Q0. (1.6)
In presence of sound, the distance between membrane and backplate
is modulated by pressure variation, so the MEMS capacitance is
CMEMS(t) =
0rA
d+ ∆d(t) . (1.7)
Despite this change in the capacitance, the charge stored in the MEMS
is in practice constant if the high-ohmic biasing resistor is large enough
to prevent any significant current to flow. Assuming that this condition
is met, the voltage vc(t) can be expressed as:
vc(t) = Vbias − VMEMS ≈ Vbias − Q0
CMEMS(t)
= Vbias
−∆d(t)
d
. (1.8)
Given that the sensitivity of this readout circuit is proportional to the
biasing voltage, Vbias is typically higher than common supply voltages,
in the range from 3 V to 8 V. In order to minimize current leakage
through the biasing resistor, Rbias is in the range of several gigaohms.
Nevertheless, some variations on the MEMS charge are unavoidable for
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large sound pressure levels. Figure 1.10 shows the system architecture of
a real implementation in 0.13 µm CMOS technology recently published
in [5], on which a differential MEMS is read out using a high-voltage and
high-ohmic biasing circuit similar to the one described in this section.
Note that due to the long time constants involved in this circuit, the
noise generate by the biasing resistor is mostly concentrated at very
low frequencies, on which noise power is attenuated by A-weighting (see
appendix A).
Figure 1.10: System architecture of the digital microphone reported in [5]
( c©2017 IEEE).
1.3 Background on analog-to-digital
converters
Analog to digital converters serve as a bridge between the analog rep-
resentation of the physical magnitudes that surround us and the digital
systems that we want to use to process, store, and transmit these infor-
mation. Figure 1.11 illustrates the analog to digital conversion process,
on which an analog signal is discretized in time (sampled) and in ampli-
tude (quantized) to obtain a digital signal.
On one hand, the requirements for the sampling process depend on
the properties of the analog signal. According to the Nyquist-Shannon
sampling theorem [6,7], a continuous-time signal whose spectral compo-
nents are below a frequency BW can be sampled without loss of informa-
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   ADC
t
vin(t) y[n]
n
vin(t) y[n]
clk(t)
Figure 1.11: Analog-to-Digital conversion process.
tion using a constant sampling rate equal to 2BW (or higher). On the
other hand, the power of the errors introduced during the quantization
process depends on the quantization step, which is related to the range
and number of bits of the quantizer. Moreover, the sampling frequency
also influences the spectral distribution of these quantization errors. The
signal to noise ratio (SNR) of the converter is determined by the noise
power inside the band of interest, since it is assumed that noise out of
this band is filtered afterwards.
There is a wide variety of ADC architectures, which can be divided
into Nyquist-rate and oversampled converters depending on the sampling
frequency used. Nyquist-rate ADCs are based on using a sampling fre-
quency equal to or slightly higher than the minimum frequency required
to meet the Nyquist-Shannon criterion. Conversely, in oversampled data
converters the sampling frequency used is well above the Nyquist fre-
quency. The oversampling ratio (OSR) is defined as the ratio between
the actual sampling frequency and the Nyquist sampling rate:
OSR = fS2BW . (1.9)
The main benefit of oversampling is that quantization noise is spread
out a wider range of frequencies. Assuming that its spectral distribution
is nearly flat and the total power is independent of the sampling fre-
quency, increasing the oversampling ratio decreases the power spectral
density of the noise, what reduces the total noise power present in the
band of interest. Moreover, some ADC architectures allow the modula-
tion of quantization error, shaping its spectral distribution and decreas-
ing the power inside the band of interest at the expense of increasing the
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noise power at other regions of the Nyquist bandwidth. This technique
is called “noise shaping” and is characteristic of Σ∆ modulators.
1.3.1 Sigma-Delta modulators
As mentioned above, Σ∆ data converters are very popular for low-
bandwidth high-resolution applications due to their noise shaping prop-
erties [8]. Figure 1.12(a) depicts a generic single-stage Σ∆ modulator
which consists of a loop filter, a quantizer, and a sampler. Figure 1.12(b)
describes a linear equivalent of this system on which the quantizer has
been replaced by an adder that injects the quantization error signal eq(t).
The influence of this error in the output y[n] is determined by the noise
transfer function (NTF), which depends on the loop filter architecture.
An optimum NTF minimizes the noise power inside the band of interest
without compromising other properties such us system stability or insen-
sitivity to clock jitter. On the other hand, the signal transfer function
(STF) describes the influence of the input signal vin(t) in the output of
the system. Figure 1.12(c) illustrates NTF examples for low-pass Σ∆
modulators of different orders. Although high-order loop filters are more
complex and may suffer from stability problems, they achieve lower the
noise power inside the band of interest.
Figure 1.13 depicts the simplified block diagram of two continuous-
time (CT) Σ∆ modulators. Fig. 1.13(a) shows a first-order CT-Σ∆M
on which the loop filter is an integrator. The maximum signal to quan-
tization noise (SQNR) of a first-order low-pass Σ∆ modulator can be
estimated using the following expression [9]:
SQNRmax ≈ 6.02 ·N + 1.76− 5.17 + 30 log10 (OSR) , (1.10)
where N is the full-scale number of bits. On the other hand, the modu-
lator represented in Fig. 1.13(b) achieves second-order noise shaping due
to the second-order filter loop. In consequence, the maximum SQNR is
theoretically:
SQNRmax ≈ 6.02 ·N + 1.76− 12.9 + 50 log10 (OSR) . (1.11)
24
Chapter 1. Signal acquisition methods for capacitive MEMS microphones
Loop 
Filter
clk
vin y
(a)
Loop 
Filter
clk
vin y
eq
(b)
f
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Figure 1.12: (a) Generic single-stage Σ∆ modulator. (b) Linearization
of the quantization process modeled as the addition of quantization noise
(eq). (c) Example of different NTFs for low-pass Σ∆ modulators.
Other modulator topologies can be implemented combining different
number of integrators and different feedback and feedforward connec-
tions [10].
Alternatively, high-order noise shaping can be achieved using a multi-
stage noise shaping (MASH) configuration, as shown in Fig. 1.14. In
this case, the error of the first stage (E1) is feed into the second stage
for its digitalization. Finally, the output of both stages are combined
through noise cancellation filters (NCFs). The output of the second
stage cancels the noise of the first stage and, in consequence, the output
of the modulator shows second-order noise shaping.
For any of these topologies, two additional subsystems are commonly
required to obtain a functional ADC. On one hand, an antialiasing filter
is typically required at the input of the modulator to remove the high-
frequency components that may fall inside band of interest after after
sampling due to aliasing. On the other hand, a digital signal processing
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Figure 1.13: (a) First-order Σ∆ modulator. (b) Second-order Σ∆ mod-
ulator.
subsystem is frequently used to remove the noise out of the band and
sometimes also to perform the decimation.
Two different approaches can be taken to implement Σ∆ modula-
tors: discrete-time (DT) and continuous-time. DTΣ∆ converters are
typically implemented using switched-capacitors (SC) circuits, which
operate transferring charges between different capacitors synchronized
by signals synthesized from the sampling clock. In this kind of sys-
tems combine good accuracy, linearity, and are tolerant to clock jitter.
However, switched-capacitor circuits require high-speed DACs and oper-
ational amplifiers, what increases the power consumption of the system.
On the other hand, the operation of CTΣ∆ is not based on switching
elements and thus the power consumption is potentially lower. More-
over, given that sampling is performed after the loop filter (in contrast
to what happens in SC-based modulators), the loop filter itself can work
as antialiasing filter, eliminating the need for a dedicated filter.
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Figure 1.14: Multi-stage Σ∆ modulator.
1.3.2 Time-encoding based ADCs
The evolution of the semiconductor industry has allowed the reduction
of the minimum MOS transistor size during the last decades [11]. The
scaling of the CMOS technology has important advantages for digital
circuits such as the reduction of the silicon area, the power consumption,
and the increase in the operation frequency. In contrast, the performance
of analog circuitry is sometimes negatively affected by this trend which
reduces transistor gains and the voltage headroom available for stacking
transistors. Therefore, some circuit architectures commonly used in the
past are becoming more difficult to implement [12–14].
Time-encoding is an emergent alternative to the traditional voltage
(or current) encoding. Time-encoding is based on using the input signal
to modulate a timing property (such as the frequency, duty cycle, delay,
etc.) of a carrier signal. One of the benefits of time-encoding systems
is that they can be implemented using mostly-digital circuitry which is
benefited from technology scaling.
One of the time-encoding techniques most popular to implement data
converter is frequency-encoding, on which the input signal is encoded
into the frequency of a carrier signal [15–17]. Figure 1.15 depicts a
generic frequency-encoding based data converter, which consists of a
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frequency-encoder connected to a frequency-to-digital (F2D) converter.
Assuming that the input signal is a voltage, the frequency-encoder would
be a voltage-to-frequency converter, which can be implemented using
a voltage-controlled oscillator (VCO). Note that other alternatives like
current-controlled oscillators (CCOs) or reactance-controlled oscillators
are also valid frequency-encoders if the input signal is respectively a
current or the value of a reactance. However, in this section we will take
a VCO as case study for the sack of simplicity.
yvin
Frequency-to-
digital converter
Frequency 
encoder
w
Figure 1.15: Generic frequency-encoding based data converter.
During the last years, several VCO-based ADCs have been published
for different applications [17–23]. Figure 1.16 shows the simplified block
diagram of one of the most commonly used VCO-based ADC architec-
tures. In short, the input voltage modulates the frequency of a VCO
whose output, which can be single-bit or multi-bit, is connected to a
F2D converter, which consists of a counter, a sampler, and a digital
first-difference (1-z-1). The value of the counter is increased in one unit
each time it receives a rising edge from the VCO. In consequence, the
output of the F2D converter represents the number of oscillations that
have occurred during the last sampling period. This value is propor-
tional to the oscillation frequency, and therefore is also proportional to
the input voltage.
yvin CounterVCO
clk
1-z-1
F2D converter
Figure 1.16: Simplified diagram of a VCO-based ADC.
Figure 1.17 shows the system of Fig.1.16 represented using the linear
model of a VCO, which can be studied as a phase integrator. The VCO
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gain is KVCO, which describes the relationship between the input voltage
variation and the oscillation frequency deviation. This model adds two
errors after the integration: phase noise and phase quantization error.
Phase noise is the random phase fluctuation due to electrical noise in the
circuit, which will be explained in details in Chapter 5. Phase quanti-
zation error appears due to the fact that the F2D converter has limited
information about the VCO phase (the counter only detects oscillation
edges), and it is the time-encoding equivalent of the quantization error
present in classical Σ∆ modulators. As shown in Fig. 1.17, both error
sources are high-pass filtered by the digital first-difference.
yvin
clk
1-z-1
Phase 
quantization
KVCO
s
Phase 
noise
Figure 1.17: Linearized equivalent of the first-order VCO-based ADC of
Fig. 1.16.
Therefore, assuming that the power spectral density of phase quan-
tization noise is white, the output spectrum shows first-order noise-
shaping, similar to a classical first-order Σ∆ modulator. Indeed, the
maximum SQNR of first-order oscillator-based converters can be esti-
mated using a similar approach:
SQNRmax ≈ 20 log10
(2 ·KVCO · vin-FS
fs
)
+ (1.12)
+ 1.76− 5.17 + 30 log10 (OSR) , (1.13)
where vin-FS is the full-scale input peak and therefore 2 · KVCO · vin-FS
is the peak-to-peak full-scale oscillation frequency variation. This ex-
pression is only accurate when quantization noise is white, which is not
necessary true in oscillator-based modulators. The equivalence between
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a VCO-ADC and a Σ∆ modulator will be studied in-depth in Chap-
ter 3. In addition, Chapter 4 will describe a novel high-order single-stage
oscillator-based Σ∆ modulator.
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CHAPTER 2
Design of oscillator-based capacitive
MEMS microphones readout
circuits
2.1 Introduction
As mentioned in 1.2.3, one of the most frequent ways to acquire an acous-
tic signal using a capacitive MEMS microphone is biasing the sensor with
a high voltage to generate a voltage signal that can be digitalized by an
ADC, as shown in Figure 1.10. This approach has two disadvantages:
on one hand, it requires a high-voltage generator which increases the
power consumption and area of the system; on the other hand, it can
not be interfaced with some CMOS technologies due to the high voltage
levels required. In this chapter we study the feasibility of the alternative
approach presented in Figure 2.1(b), which is based on using the MEMS
as part of the oscillator time constants in order to make the oscillation
frequency dependent on the MEMS capacitance. Therefore, the oscilla-
tion w(t) can be processed by a frequency to digital converter as is done
in VCO-based ADCs to estimate the sound pressure level.
In this chapter we discuss several aspects of this kind of architec-
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Figure 2.1: (a) Classical capacitive sensor readout circuit.
(b) Capacitance-controlled oscillator based sensor readout circuit.
tures. Firstly, we describe MEMS microphones including examples of
the parasitic effects that are typically present in the structure and in
the interconnection with the ASIC, which must be considered during
the integration of the MEMS in the oscillator. After that, an oscillator-
based readout circuit is described. Finally, we analyze different oscillator
topologies that may be suitable for this kind of readout circuits, includ-
ing inductor-less and LC oscillators. The discussion presented in this
chapter have been partially published in [24,25]
2.2 Preliminary considerations about the
MEMS-ASIC interconnection
This section provides an overview of some of the parasitic effects that
may influence the performance of the oscillator-based readout circuit,
including SBP and DBP MEMS microphones, and also the parasitics
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derived from the bonding wires and pads required to connect the MEMS
with the readout ASIC.
2.2.1 Single backplate MEMS
As explained in Section 1.2.2, an SBP MEMS microphone comprises a
porous backplate placed on top of a membrane that separates the envi-
ronment (whose pressure changes in presence of sound) and a reference
chamber (whose pressure is equal to the average of the ambient pressure).
The microphone typically has three pads: the membrane (MEM), the
backplate (BP), and the substrate (SUB). Table 2.1 shows an example
of the dimensions that this kind of MEMS typically have.
Table 2.1: Example of SBP MEMS microphone dimensions.
Parameter Value
CMEMS at rest 2.5 pF
Membrane diameter 1 mm
Membrane - backplate distance at rest 2.5 µm
Full-scale membrane variation (120 dBSPL) ±200 nm
Membrane variation at 1 Pa (94 dBSPL) ±10 nm
Ideally, this structure is equivalent to a capacitor whose capacitance
variation is proportional to the sound pressure variations:
CMEMS(t) =
0rA
dp + ∆d(t)
. (2.1)
However, there are several undesired effects that deviate the elec-
tromechanical behavior of the MEMS from a simple capacitor. Firstly,
both membrane and backplate are fabricated using poly silicon, whose
resistivity is not negligible. Figure 2.2 shows how the MEMS capacitor
can be split into infinitesimal capacitors connected to each other by re-
sistors. Therefore, the equivalent series resistance of each infinitesimal
capacitor depends on its location respect to the metallic contact that
connects the plate to the MEMS pad. Furthermore, not all the capaci-
tors change in the same proportion for a given sound pressure variation
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because the membrane is bonded to the substrate along its perimeter.
Therefore, the capacitors associated to regions of the membrane close to
the center of the MEMS are more sensitive to sound.
Figure 2.2: Distributed model of the membrane-backplate structure.
Although there are simulation models that take into account all these
effects, an SBP MEMS microphone can be described electrically by the
simplified diagram shown in Figure 2.3. The core of the sensor is the
capacitance CMEMS, which corresponds to the capacitor formed by the
overlap of the membrane and the backplate and follows equation (2.1).
RMEM and RBP are respectively the equivalent parasitic resistance of the
membrane and backplate. Rleak is a parasitic resistance that bypasses
CMEM-BP, although its value is typically in the range of several GΩ and
can be neglected in most of the cases. Finally, Cmb, Cbs, and Cms, are
parasitic capacitors between membrane, backplate, and substrate.
Rbp
CMEMS(t)
Rmemb
BP
MEM
SUB
Cm-bp
Cm-s
Cbp-sRleak
Figure 2.3: Simplified electrical model of the single backplate MEMS.
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Table 2.2: Example of SBP MEMS parasitics values.
Parameter Value Parameter Value
Rleak > 1 GΩ Cm-bp 200 fF
Rmemb 600 Ω Cbp-s 200 fF
Rbp 400 Ω Cm-s > 3 pF
2.2.2 Dual backplate MEMS
A dual backplate MEMS has many similarities with the SBP described
before. In the DBP MEMS, the membrane (MEM) is enclosed by two
backplates, one in the upper side (TOP) and the other one in the lower
side (BOT), as shown in Figure 1.6(b). This structure comprises two
capacitors with opposite reactions to sound pressure variations, which
can be used to build differential circuits.
The simplified electrical model of the DBP microphone is depicted
in Figure 2.4. In addition to the parasitics already described in Sec-
tion 2.2.1, we can observe that the membrane resistance (RMEM) is com-
mon to both capacitors. This may be a source of interferences between
both sides of the differential system, because a current from TOP to
MEM induces a voltage variation between MEM and BOT.
Rtop
Cp(t)
Rmemb
TOP
MEM
Rleak-p
Rbot
Cn(t) Rleak-n
BOT
Cm-t
Cm-b
Cb-s
SUB
Ct-s Cm-s
Figure 2.4: Simplified electrical model of the dual backplate MEMS.
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Table 2.3: Example of DBP MEMS parasitics values.
Parameter Value Parameter Value
Rleak-p > 1 GΩ Cm-t 200 fF
Rleak-n > 1 GΩ Cm-b 200 fF
Rmemb 600 Ω Cb-s > 200 fF
Rtop 400 Ω Ct-s 200 fF
Rbot 400 Ω Cm-s > 3 pF
2.2.3 Bonding wires
These MEMS microphones require fabrication processes that are not
compatible with the standard processes employed to manufacture the
transistors of the readout circuit. Therefore, the MEMS and the circuit
are hosted in two different silicon dies, and they are connected together
through bonding wires, as illustrated in Figure 2.5.
???? ????
Figure 2.5: Connection between the MEMS and the readout ASIC.
Figure 2.6 shows a simplified electrical model of the bonding. Rwire
and Lwire are respectively the resistance and the inductance of the bond-
ing wire. Cpad-MEMS is the parasitic capacitor formed between the MEMS
pad and the MEMS substrate. Similarly, Cpad-ASIC is the parasitic ca-
pacitor of the pad on the readout circuit silicon die.
Table 2.4 shows an example of the value of these parasitics, although
these values may be completely different depending on fabrication and
packaging details.
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Cpad-MEMS Cpad-ASIC
Rwire Lwire
Bonding wire
MEMS ASIC
Figure 2.6: Bonding parasitics model.
Table 2.4: Example of bonding parasitics.
Parameter Value
Cpad-MEMS 500 fF
Cpad-ASIC 500 fF
Rwire 0.1 Ω
Lwire 1 nH
2.3 System architecture
In this section we describe the architecture of an oscillator-based readout
circuit low-cost MEMS microphones. Table 2.5 summarizes the speci-
fications considered as the reference for the system-level design. More
information about the meaning of these parameters can be found in ap-
pendix A.
Equation (1.12) can be rewritten as follows:
SQNRmax ≈ 20 log10
(∆fmax
fs
)
+ (2.2)
+ 1.76− 5.17 + 30 log10
(
fs
2 · BW
)
, (2.3)
where ∆fmax represents the full-scale oscillation frequency variation. Al-
though this expression is not accurate due to the non-white phase quan-
tization noise (see Section 3.2.2 for more details), it is valid to estimate
the order of magnitude of different system level parameters required to
meet the specifications. For example, taking as target 96 dB of SQNRmax
(for simplicity we do not consider A-weighting for this estimation), from
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equation (2.2) we derive
∆fmax ·
√
fs > 7.5 · 1011Hz3/2. (2.4)
Table 2.5: Target specifications for the target low-cost MEMS micro-
phone.
Parameter Value
SNDRpeak > 68 dB-A
SNDR @ 94 dBSPL > 68 dB-A
SNDR @ AOP 40 dB-A
AOP 120 dBSPL
DR 96 dB-A
BW 20 kHz
Sampling frequency 2.54 MHz
Digital word length 1 bit
Power < 1 mW
Supply voltage ≤ 1.8 V
Given the small full-scale capacitance variation that MEMS micro-
phones show (see Table 2.1), the frequency variation of the capacitance-
controlled oscillator is considerably smaller than its nominal oscillation
frequency. Using the target sampling frequency of 2.54 MHz is not an
option because it would require an oscillation frequency of several GHz,
which is not feasible. Therefore, both the center oscillation frequency
and the sampling frequency should be in the order of hundreds of MHz in
order to satisfy (2.4). Furthermore, if the sampling frequency is higher
than twice the maximum oscillation frequency, the readout circuit can
be implemented using the F2D converter shown in Figure 2.8, which has
been widely used in the past due to its simplicity and efficiency [21,26,27].
In order to meet the interface specifications listed in Table 2.5 (i.e.,
single-bit output and 2.54 Mbps), the F2D output must be connected
to a digital signal processing (DSP) block formed by a decimator and a
noise shaper, as shown in Figure 2.8.
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CMEMS(t) Oscillator
First-order F2D converter
clk(t)
y[n]
D Q D Q
Figure 2.7: Proposed oscillator-based readout circuit with XOR-based
F2D converter.
CMEMS(t) F2D converter
clk(t)
y[n]
Oscillator Decimator
Noise 
shaper
Clock 
synthesizer
High frequency clock Low frequency clock
Figure 2.8: Architecture of the system with high effective sampling fre-
quency.
Alternatively, a high-order oscillator-based Σ∆ modulator can be
built connecting the capacitance-controlled oscillator to a more complex
F2D converter, which may be composed of several oscillators or analog
integrators, as will be discussed in Chapter 4. This approach would re-
duce the minimum center oscillation frequency and sampling frequency
and eventually would eliminate the need for the DSP subsystem.
Regardless of the modulator order and the architecture of the F2D
converter used, the accuracy of the capacitance-to-frequency conversion
process may limit the performance of the oscillator-based MEMS sensor
readout circuit. Chapter 5 provides more details about the origins and
the consequences of phase noise and distortion.
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2.4 Oscillator topology
This section discusses the suitability of four oscillator topologies to be
used in capacitance-controlled oscillators for sensor readout circuits. We
describe three inductor-less oscillators: ring oscillators, I-C relaxation
oscillators, and source-coupled multivibrators. These topologies are in-
teresting because they do not require integrated inductors, which are
costly in terms of area. In contrast, LC oscillators need an integrated
coil, but they show much lower phase noise [28].
2.4.1 Inductor-less oscillators
Ring oscillator
Ring oscillators are commonly used in several applications such as fre-
quency synthesizers [29], wafer testing [30], data conversion [27], and
sensor applications [31–33]. A ring oscillator consists of an odd number
of inverting stages (and optionally some non-inverting stages, although
we will not consider this option for simplicity) connected on a ring con-
figuration. The oscillation period is proportional to the number of stages
and the delay introduced by each stage. These delays depend on the ca-
pacitive loads connected between stages and other circuit parameters.
Although some guidelines to achieve the target oscillation frequency and
phase noise can be found in the literature [34, 35], the design process is
typically empirical. Figure 2.9 shows two examples of delay stage ar-
chitectures: single-ended and differential. The single-ended delay (Fig-
ure 2.9(a)) is typically better in terms of power consumption and phase
noise, whereas the differential implementation (Figure 2.9(b)) is less sen-
sitive to interferences and supply noise [36].
A capacitance-controlled oscillator can be built using an SBP MEMS
as the load of some stages of the ring oscillator. In absence of para-
sitics, both architectures would be suitable for connecting the MEMS
as a capacitive load at the output of one stage: in the differential im-
plementation the MEMS would be connected between both sides of the
differential output, whereas in the single ended topology the MEMS
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Figure 2.9: Ring oscillator schematic. (a) Single-ended delay stages.
(b) Differential delay stages.
would be connected between the output and a reference node (typically
ground). In practice, however, one of the terminals of the MEMS is as-
sociated with a large parasitic capacitor connected to the substrate (see
Figure 2.3) which would destroy the symmetry required for the differen-
tial operation. Therefore, single ended ring oscillators are more suitable
for the MEMS readout circuit.
Figure 2.10 illustrates three ways to control the three-stage oscilla-
tion frequency of a ring oscillator using a capacitive MEMS. The oscilla-
tion period is equal to the sum of delays introduced by each stage, i.e.,
Tosc = td1+td2+td3. In the approach shown in Figure 2.10(a), the MEMS
in connected to the first stage, so only td1 is modulated by the capaci-
tance change. This combination of varying and non-varying delay stages
introduces distortion for large td1 variations. Assuming that the load of
the first stage is considerably larger than the load of the second and the
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Figure 2.10: Different ways to connect a MEMS to a 3-stage ring os-
cillator to build a capacitance-controlled oscillator. (a) Single-capacitor
MEMS without dummies. (b) Single-capacitor MEMS with dummies.
(c) Multi-capacitor MEMS.
third stages, the delay is not equally distributed (td1(∆C1) td2 + td3),
which may be not desirable in terms of phase noise and interference sen-
sitivity [36]. Alternatively, dummy capacitors can be connected to the
rest of stages in order to match all the delays, as shown in Figure 2.10(b).
However, this approach still suffers from additional distortion because
only one of the delays is modulated by the MEMS variation. Moreover,
given that td1(∆C1) ≈ td2 = td3, the sensitivity of the oscillator is lower
because only one third of the total capacitance depends on the measur-
and. An interesting alternative is connecting every stage to an acoustic
responsive capacitive sensor [18], as shown in Figure 2.10(c). This ap-
proach combines good sensitivity and reasonable phase noise and inter-
ference immunity. The main drawback of this implementation is that it
requires a more complex MEMS with several isolated (or at least par-
tially isolated) capacitors. Figure 2.11 shows two examples of possible
multi-capacitor MEMS microphones suitable for implementing the cir-
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cuit of Figure 2.10(c). Figure 2.11(a) describes a MEMS on which at
least one of the plates (potentially the backplate, because the membrane
is a mobile part and may be more difficult to fabricate) is split in three
equal parts. Alternatively, three cavities could be fabricated separately
as shown in Figure 2.11(b).
C1 C2
C3
(a)
C1 C2
C3
(b)
Figure 2.11: Different options to build a multi-capacitor MEMS. (a) One-
cavity MEMS with isolated membrane of backplate. (b) Multi-cavity
MEMS.
I-C relaxation oscillator
Figure 2.12 shows an example of a relaxation oscillator on which the
MEMS is charged an discharged between two thresholds, Vlo and Vhi,
by a current DAC whose output current oscillates between two values,
−I and +I, controlled by an hysteresis comparator. In this case, the
oscillation period is the amount of time required to charge and discharge
the capacitor between the two threshold, which is ideally
T (t) = 2(Vhi − Vlo) · CMEMS(t)
I
. (2.5)
From this equation it is clear that the oscillation frequency is linearly
proportional to the distance between the MEMS plates. Therefore, this
topology is specially good in terms of linearity and sensitivity. However,
there are two noise sources that degrade the performance of this oscilla-
tor. On one hand, the noise generated inside the hysteresis comparator
can be modeled as a variation in the threshold voltages, which modulates
the oscillation frequency. On the other hand, the noise generated by the
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Figure 2.12: Capacitance-controlled I-C relaxation oscillator.
(a) Schematic. (b) Circuit operation.
current DAC causes variations in the charging and discharging rates of
the capacitor that are indistinguishable from variations in the MEMS
capacitance.
Source-coupled multivibrator
Source-coupled multivibrators like the one shown in Figure 2.13 have
been intensively studied during the last decades [37–43].
C
vb
Figure 2.13: Source-coupled multivibrator schematic.
As stated in [40], this oscillator topology can operate both as a si-
nusoidal oscillator and as a relaxation oscillator, depending on circuit
parameters. According to [40], the oscillation frequency in the sinusoidal
mode is approximately:
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f(t) =
√√√√ gm0
8pi2RC(Cgs + 4Cgd)
, (2.6)
where gm0 is the transconductance of the cross-couple pair, and Cgs and
Cgd are respectively the gate-source and gate-drain parasitic capacitances
of the source-couple MOS pair. Therefore, one of the main drawbacks of
this topology is that the relationship between the oscillation frequency
and the MEMS capacitance involves a square root, which decreases the
sensitivity and introduces distortion components for large input signals.
In addition to this problem, it can be observed that the capacitor that
sets the oscillation frequency is connected between two twin branches. As
stated before, one of the MEMS terminals has a large parasitic capac-
itance that would destroy the symmetrical operation of the oscillator,
which is not recommended for the sack of low phase noise and inter-
ference immunity. Alternative topologies are proposed in Figure 2.14,
which are based on splitting the main capacitor C into two capacitors
with one of the terminals connected to ground. If both capacitors are re-
placed by MEMS, as shown in Figure 2.14(a), both branches are loaded
with identical capacitive loads that are responsive to sound pressure
variations, what is optimum in terms of sensitivity and phase noise.
CMEMS2
vb
CMEMS1
(a)
CMEMSCDUMMY
vb
(b)
Figure 2.14: Capacitance-controlled source-coupled multivibrator.
(a) Two-capacitor MEMS without dummies. (b) One-capacitor MEMS
and one dummy.
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However, this implementation requires two MEMS (i.e., a multi-cavity
MEMS), which may be a problem for low-cost applications. Alterna-
tively, one of the capacitors can be replaced by a dummy capacitor as
shown in Figure 2.14(b), but this implies that only half of the capacitive
load is responsive to audio, what decreases the sensitivity and introduces
distortion. Moreover, since the load is not symmetrical, phase noise may
be higher.
2.4.2 LC oscillator
LC oscillators are the most popular choice for generating on-chip high-
quality clock signals due to their low phase noise and good frequency
stability. Nevertheless, this kind of oscillators can also be used also as
a sensor [44]. An LC oscillator consists of an LC tank and an active
element, as shown in Figure 2.15. During the startup of the circuit the
active element injects energy into the LC tank, which starts to oscillate
at a frequency:
f(t) = 1
2pi
√
L · C(t) . (2.7)
where L and C(t) are respectively the inductance and the capacitance
of the LC tank. The oscillation amplitude increases over time up to an
equilibrium point determined by the amplitude control mechanism of
the active element. Ideally, the LC tank would maintain this oscillation
indefinitely. However, any practical implementation of an LC tank in-
volves parasitics that dissipates energy on each oscillation. Therefore,
the active element must inject energy into the tank periodically in order
Active 
element
LC tank
Figure 2.15: Simplified diagram of a generic LC oscillator.
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to maintain the oscillation amplitude. Figure 2.16 shows an example of
a cross-coupled LC oscillator on which four transistors act as a negative
resistance that compensates the losses of the LC tank.
Figure 2.16: Cross-coupled LC oscillator.
Phase noise appears in LC oscillators due to the noise injected by the
active element into the tank. Indeed, phase noise is inversely propor-
tional to the quality factor Q [36,45], which among other definitions [37]
can be expressed as
Q = 2pi Energy storedEnergy dissipated per cycle . (2.8)
LC oscillators are specially suitable for frequencies in the range of
several GHz which, according to (2.7), can be synthesized using small
capacitors and inductors. However, a capacitance-controlled oscillator
running at GHz may not be suitable for low power sensor readout cir-
cuits because both the oscillator and the F2D converter would consume
too much power. Moreover, given that the MEMS capacitance is ap-
proximately 2.5 pF (it is actually slightly larger due to parasitics), a
frequency oscillation of hundreds of MHz requires an inductor in the
order of tens of nH.
One of the main challenges in the implementation of LC oscillators
is the integration of the inductor in the chip. Inductors are typically
built using metal tracks to draw a coil, as shown in Figure 2.17, which
requires a large amount of area. In the technology on which we are trying
to develop our capacitance-controlled oscillator (0.13 µm CMOS), an
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Figure 2.17: Typical implementation of an integrated coil.
inductor larger than 10 nH is nearly unfeasible because it would occupy
an area in the range of 0.1 mm2.
Figure 2.18 shows two proposals for building a large coil taking ad-
vantage of the area available on the MEMS. Figure 2.18(a) illustrates
an implementation on which the coil is made using metal tracks routed
around the MEMS membrane. Alternatively, the inductor could be build
using bonding wires to surround the MEMS, as shown in Figure 2.18(b).
The advantage of the bonding wire based inductor is that parasitics
are potentially smaller than in the metal track coil. However, bonding
wires are costly and its length may considerably change from sample
to sample. The dimension of metal tracks, in contrast, can be accu-
rately controlled and repeated. Nevertheless, both option are interest-
ing alternatives to implement large coils without consuming hundreds of
thousands of square microns of ASIC area.
In addition to the parasitics introduced by the inductor, MEMS par-
asitics also play an important role in the performance of the readout
circuit. On one hand, parasitic capacitors associated with bonding pads
and with the MEMS structure add a capacitance to the LC tank, which
reduces the oscillator sensitivity and causes distortion for large acoustic
input signals. Furthermore, the parasitic resistances due to the mem-
brane and backplates resistivity worsens phase noise and decreases the
oscillator sensitivity. As stated before, phase noise is proportional to the
LC tank energy losses, which are proportional to the resistive elements
present in the tank. The relationship between parasitic resistors and the
loss of sensitivity is illustrated in Figure 2.19. Figure 2.19(a) shows the
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(a) (b)
Figure 2.18: The coil can be built using the empty space available on top
of the MEMS. (a) Coil build routing metal tracks around the membrane.
(b) Coil based on bonding wires.
schematic of a cross-coupled LC oscillator on which the LC tank includes
some of the parasitics mentioned in Section 2.2. Figure 2.19(b) shows
three curves that represent the oscillation frequency versus RMEMS for
three different values of CMEMS: 2 pF (blue), 2.17 pF (red), and 1.85 pF
(green). The rest of the parameters are summarized in Table 2.6.
Table 2.6: Values used in the simulation shown in Figure 2.19.
Parameter Value Parameter Value
Lcoil 25 nH Rcoil 10 Ω
Cpad 500 fF Rleakage 1 TΩ
Lbonding 2 nH Rbonding 20 Ω
WP/LP 100 µm / 400 nm WN/LN 50 µm / 400 nm
It can be observed that for low resistances, the oscillation frequency
depends on the MEMS capacitance (the sensitivity is approximately -
100 MHz/pF, which is only slightly lower than the ideal -150 MHz/pF
that can be derived from equation (2.7)). However, as RMEMS is in-
creased, the oscillation frequency increases up to 1.04 GHz and no longer
depends on the MEMS capacitance. This happens because the capac-
itance CMEMS becomes partially isolated from the oscillator, and the
effective capacitance of the LC tank is determined by the parasitic ca-
pacitors, which are fixed and lower than CMEMS. Table 2.7 shows the
simulated relationship between the series resistance and the oscillator
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Figure 2.19: (a) Simulated LC oscillator with parasitics. (b) Simulated
oscillation frequency versus RMEMS for three different values of CMEMS.
SNR, which is in line with the phenomena described in the last para-
graphs.
As stated in Section 2.2, the series resistance of the MEMS micro-
phones considered for building a capacitance-controlled oscillator are in
the range of 1 kΩ. According to Figure 2.19 and Table 2.7, the resistance
must be well below 100 Ω to target the target performance. Therefore,
the MEMS sensors currently available are not suitable for this kind of
approach.
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Table 2.7: Simulated SNR for different values of RMEMS.
RMEMS [Ω] SNR [dB]
1 83.3
10 81
50 73
90 51.1
2.5 Conclusion
This chapter we have discussed the feasibility of connecting a capacitive
MEMS microphone as the load of an oscillator to build a capacitance-
controlled oscillator based readout circuit. The main advantage of this
approach is that it does not require a biasing circuitry to charge the
MEMS and generate an analog voltage, as is frequently done in available
readout circuits (see Section 1.2.3).
However, we have found that the proposed approach is not efficient
for several reasons. The first problem is the oscillator sensitivity, which
is degraded by several factors. On one hand, the relative capacitance
variation due to sound pressure is reduced by the parallel parasitic ca-
pacitance of the MEMS, which is a fixed value added to the total MEMS
capacitance. Moreover, most of the oscillators considered cannot oper-
ate using the MEMS as their only capacitive load due to MEMS para-
sitics or due to oscillator topology. In consequence, dummy capacitors
must be connected to other nodes of the oscillator, increasing the overall
load capacitance and therefore decreasing the relative capacitance vari-
ation. The resulting sensitivity loss tightens the oscillator specifications
in terms of phase noise, making this approach inefficient in power for
most of the oscillator topologies. LC oscillators are a popular alterna-
tive to implement very low phase noise oscillators. In this chapter we
have shown two potential approaches for the implementation of a Q-
enhanced inductor integrated with the MEMS, which is one of the main
challenges of this topology. Unfortunately we have found that the para-
sitic resistances of the MEMS membrane and backplates are a limiting
factor, given that they isolate the MEMS capacitance from the LC tank,
51
Chapter 2. Design of oscillator-based capacitive MEMS microphones readout circuits
which implies a drastic sensitivity reduction.
For these reasons, we conclude that using the classical biasing cir-
cuitry is more efficient than connecting the MEMS microphone directly
to the oscillator. In consequence, we decided to use the biasing circuitry
and focus our efforts on the development of efficient oscillator-based data
converters. Nevertheless, the idea of integrating a capacitive sensor into
the oscillator may be a option to consider for other kind of sensors with
lower parasitics.
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Part II
High-order VCO-based Σ∆
modulators
53

CHAPTER 3
Fundamentals of
frequency-encoding based Σ∆
modulators
3.1 Introduction
This chapter provides an in-depth look to frequency-encoding based Σ∆
modulators. As introduced in Section 1.3.2, oscillators can be used to
build Σ∆ modulators on which one or several intermediate signals are en-
coded using frequency modulation. These systems can be implemented
using mostly-digital circuitry, which benefit from CMOS technology scal-
ing. Therefore, frequency-encoding is potentially advantageous for the
implementation of compact analog-to-digital converters for audio appli-
cations. As an alternative to embedding the MEMS capacitance into the
oscillator, we will deal here with replacing the ADC in a conventional
MEMS microphone by a high-order frequency-encoded modulator, as de-
scribed in Figure 3.1. This will be the analog interface with the MEMS
considered for the rest of the thesis.
As mentioned in Section 2.3, digital MEMS microphones must typi-
cally provide a single-bit output sampled at several MHz. Under these
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vin(t) y[n]vc(t)
Figure 3.1: Interconnection between a VCO-based ADC and a MEMS
microphone using a biasing circuitry.
conditions, first-order Σ∆ modulators require complex auxiliary circuitry
(see Fig. 2.8) to reach the target specifications. In contrast, high-order
Σ∆ converters can generate a digital output compatible with standard
MEMS microphone interfaces without the need for additional signal pro-
cessing circuitry. In consequence, this part of the dissertation is focused
on the development of high-order oscillator-based Σ∆ converters for au-
dio applications.
Oscillator-based ADCs can be divided in two categories: open-loop
and closed-loop architectures. Open-loop modulators do not use any
feedback loop. Instead, an oscillator is used to encode the input signal
into a frequency modulated signal, which is digitized and digitally post-
processed. First-order oscillator-based Σ∆ modulators are frequently
implemented using open-loop approaches, like [20,21] or in the converter
proposed in Chapter 2. Nevertheless, open-loop configurations can be
used to achieve high-order noise shaping, such as the coarse-fine concept
presented in [46]. In contrast, closed-loop modulators are implemented
with feedback loops. For example, the converter proposed in [27] uses
a VCO-based integrator and quantizer as part of a fourth-order Σ∆
modulator. Oscillators can be used to implement also the other stages
of high-order closed-loop Σ∆ modulators [22, 47,48].
In this chapter we explain the concept of phase referenced integra-
tor, on which an oscillator can be used to perform the integration of a
signal in combination with digital circuitry. Then, we describe different
alternatives to build first-order Σ∆ modulators using phase referenced
integrators, including a brief analysis of the loop filter state variables
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and the main differences between classical Σ∆ modulators and their
oscillator-based counterparts. Finally, we describe some of the oscillator-
based modulators reported during the last years, including first-order
and high-order modulators in open-loop and closed-loop configurations.
This chapter is the basis for the development of high-order oscillator-
based Σ∆ modulators presented in Chapter 4.
3.2 Phase referenced integration
One of the key building blocks of frequency-encoding based data convert-
ers is the combination of a variable-frequency oscillator and a counter
shown in Fig. 3.2(a). The frequency of an oscillator can be controlled
by several different magnitudes (e.g., voltage, current, capacitance, re-
sistance...). We use voltage-controlled oscillators as case study, but all
the explanations here exposed are still applicable when oscillators are
controlled by other magnitude.
The signal produced by a VCO-Counter combination is a staircase
whose climbing rate is proportional to the input voltage. Fig. 3.2(b)
shows the waveforms of the different signals of a VCO-Counter for a
step input signal. This behavior resembles the operation of a classi-
cal integrator (properly scaled), whose output for the same input would
be the ramp shown in the lower graph of Fig. 3.2(b) in dotted lines.
Therefore, we call phase referenced integrator (PRI) the combination
of varying-frequency oscillators and digital circuitry (which is typically
based on counters) that can substitute a classical integrator in a system.
Note that as the oscillation frequency of a VCO can not be negative, the
output of the associated counter tends to increase infinitely. Therefore,
a PRI must typically include a mechanism to counterbalance this effect
and avoid saturation. More details about this will be provided in Sec-
tion 3.2.1. Furthermore, as show in Fig. 3.2(b), the output of the PRI
is quantized in level. The impact of this quantization noise is discussed
in Section 3.2.2.
In this section we describe two different ways to model the VCO-
Counter pair. The first option is based on modeling the oscillator as a
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Figure 3.2: (a) VCO-Counter structure used to perform the phase refer-
enced integration. (b) Input signal, VCO oscillation, and output signal
of a VCO-Counter
phase integrator followed by a phase wrapper, whereas the counter acts
as phase unwrapper. On the other hand, a VCO can be modeled as an
encoder which generates a train of impulses that are lately integrated by
the counter.
3.2.1 Oscillator as a phase integrator model
Voltage-controlled oscillator model
An ideal oscillator with fixed oscillation frequency f0 can be represented
as shown in Fig. 3.3(a). The oscillator phase (ϕ(t), in radians) is the
integral of the frequency (ω(t) = 2pi · f(t) = 2pi · f0, in rad/s) over time:
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Figure 3.3: Description of fixed-frequency oscillator. (a) Block diagram.
(b) Non-wrapped phase, wrapped phase, and output oscillation for two
different waveform functions: sinusoidal (blue) and square (red).
ϕ(t) =
∫
2pif0dt. (3.1)
The oscillation frequency is real and positive, which implies that ϕ(t)
grows indefinitely over time. The block “Mod 2pi” (or “phase wrapper”)
of Fig. 3.3(a) calculates the wrapped equivalent of ϕ(t), ϕw(t), whose
value belongs to the interval [0, 2pi) and differs from ϕ(t) in a entire
multiple of 2pi, as shown in Fig. 3.3(b). The output voltage is related to
the wrapped phase through the waveform function wf(ϕw). For the case
of a sinusoidal oscillator,the waveform function is
wf(ϕw) = A · sin(ϕw). (3.2)
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However, given that our intention is to connect the oscillator to a
digital circuit, a square oscillation is preferred over any other wave-
form. Most of waveforms can be turned into a square wave by passing it
through a comparator, whose output is compatible with digital circuits.
The waveform function of a 50% duty cycle square oscillation is
wf(ϕw) =

1 if 0 ≤ ϕw < pi,
0 if pi ≤ ϕw < 2pi.
(3.3)
This way of modeling an oscillator can be extended to a VCO, as
shown in Fig. 3.4. In a VCO, the oscillation frequency is modulated by
the input voltage following
f(t) = f0 +KVCO · vin(t) = f0 · (1 + kd · vin(t)), (3.4)
where f0 is the center frequency (the oscillation frequency when zero in-
put is applied), vin(t) is the input signal, KVCO is the absolute sensitivity
(which is typically expressed in Hz/V), and kd is the relative sensitivity
(typically in V −1). Hence, in an ideal VCO the input signal is encoded
without loss of information in the slope of ϕ(t). The output oscillation
(w(t)), however, provides limited information about the instantaneous
phase, depending on the waveform function implemented. In the case of
the square wave of equation (3.3), from the instantaneous value of w(t)
we can only know whether the wrapped phase is lower of higher than pi
radians.
f(t)
2π 
ω(t)
∫ 
Mod 
2π wf()
φ(t) φw(t)
w(t)KVCO
f0
vin(t)
Voltage-Controlled Oscillator
Figure 3.4: Model of a voltage-controlled oscillator.
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Counters and phase unwrapping
Although a VCO already performs the integration, as stated in the previ-
ous subsection, phase wrapping makes impossible to use a VCO directly
as integrator in most of the cases. A simple argument to support this
assertion is that, generally speaking, we can not know how much phase
has been integrated during a given time interval by only looking at the
output of the VCO at the beginning and at the end of this interval, un-
less we keep track of the number of cycles occurred. This can be done
with a digital counter, as long as the output of the oscillator is a square
signal capable of driving digital circuits. A counter can be designed to
increment its value by rising, falling, or by both edges.
Fig. 3.5 illustrates the operation of a PRI with a counter responsive
to both edges. Assuming that the wave function of the VCO is the one
described by equation (3.3) (i.e., the oscillation is an square wave with
50% of duty cycle), the output of the counter represents the unwrapped
phase quantized in steps of pi radians and divided by pi. Fig. 3.5(b) shows
the equivalent model of the PRI described. In contrast, if the counter
only responds to the rising (or falling) edge of the oscillation, the output
signal represents the unwrapped phase quantized in steps of 2pi radians
and divided by 2pi, as shown in Fig. 3.6.
It can be observed that using a counter responsive to both edges
results in a more accurate representation of the phase at the output of the
counter, because the quantization step is smaller (one half). However,
this implementation may present two disadvantages in certain cases. On
one hand, designing a counter which value is increased in both rising and
falling edges of a signal is slightly more complex, and may require larger
silicon area and higher power consumption. But more importantly, the
waveform function of an oscillator has not necessarily a 50% of duty
cycle. Therefore, the distance between rising and falling edges is not
pi radians, which introduces irregular quantization steps as shown in
Fig. 3.7. For these reasons, we will focus on counters only responsive to
one of the edges (arbitrarily, rising edges). Therefore, unless otherwise
stated, we will restrict the use of the term PRI to refer to subsystems
based on the structure of Fig. 3.6(b), which can be simplified as shown
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t
t
φw(t)
w(t)
t
vC(t)
(a)
f(t)
2π 
ω(t)
∫ 
φ(t)
w(t)KVCO
f0
vin(t)
VCO - Counter
1 step / π rad
(b)
Figure 3.5: (a) Operation of a VCO connected to a both-edges responsive
counter. (b) Equivalent model of the resulting VCO-Counter.
in Fig. 3.8
In summary, a counter can be connected to the output of an varying-
frequency oscillator to compensate its inherent phase wrapping. The
resulting structure is called PRI and works similar to a classical integra-
tor, with two important differences. The first difference is that whereas
a classical integrator can integrate both positive and negative (and typi-
cally integrates a zero-mean signal to avoid saturation), the frequency of
an oscillator cannot be negative. For a zero-mean input signal, the PRI
integrates the offset frequency f0, as shown in Fig. 3.8. This DC value
can not be compensated by any input signal, because negative oscillation
frequencies are not easily implementable in real circuits. Therefore, the
output of the counter tends to grow infinitely, unless periodic subtrac-
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t
φw(t)
w(t)
t
vC(t)
(a)
f(t)
2π 
ω(t)
∫ 
φ(t)
w(t)KVCO
f0
vin(t)
VCO - Counter
1 step / 2π rad
(b)
Figure 3.6: (a) Operation of a VCO connected to a rising-edge responsive
counter. (b) Equivalent model of the resulting VCO-Counter.
t
t
φw(t)
w(t)
t
vC(t)
π
Figure 3.7: Using both edges of the oscillation results in irregular quan-
tization steps if the duty cycle is other than 50%.
tions are performed as explained in Section 3.2.1. The other difference
between the proposed PRI and a classical integrator is “phase quanti-
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f(t)
∫ w(t)KVCO
f0
vin(t)
VCO - Counter
G = 1
Figure 3.8: Equivalent model of a VCO-Counter when only rising edges
are taken into account.
zation noise”, which is the error introduced by the quantizer shown in
Fig. 3.8. The influence of phase quantization noise in phase referenced
integrators will be discussed in Section 3.2.2.
DC integration compensation
As stated in the previous section, the oscillation frequency f(t) must be
positive (or zero), since negative frequencies are not physically imple-
mentable. Therefore, for a zero-mean input there is positive constant
value (f0) that is continuously integrated, with the potential risk of sat-
urating the digital counter connected at the output of the oscillator.
This distances the behavior of the proposed PRI from the operation of
a classical integrator, on which zero-mean inputs generate finite output
signals.
Therefore, a PRI must include a mechanism to compensate the in-
tegration of the mean oscillation frequency (f0 for a zero-mean input
voltage). Figure 3.9(a) shows a theoretical DC compensation method
based on counterbalancing the continued growth of the counter with
the analog integration of a constant value, as shown in Figure 3.9(b).
This figure also illustrates the spectrum of the output signal. On one
hand, the integral of the input tone is visible at fin, represented in black.
In addition, phase quantization error (whose spectral properties are de-
scribed in Section 3.2.2) can be observed at the oscillation frequency
and its harmonics plotted in red. However, this compensation mecha-
nism is not practical because it requires an analog integrator, and the
subtraction of an analog voltage to a digital value is not obvious.
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VCO Countervin(t)
  f0
vPRI(t)
+
-vC(t)
vDC(t)
(a)
t
t
t
vin(t)
vC(t)
vDC(t)
vPRI(t)
f
VPRI(f)
fin f0 2f0
(b)
Figure 3.9: Ideal DC compensation based on an analog integrator.
(a) Block diagram. (b) Input signal, output of the counter and DC
compensation ramp, PRI output, and spectrum of the PRI output.
Fig. 3.10(a) illustrates a possible way to implement an alternative
DC compensation mechanism by means of two identical VCO-Counter
units. The unit at the bottom of Fig. 3.10(a) performs the phase ref-
erenced integration of the mean oscillation frequency, which is digitally
subtracted to the main unit which integrates the input signal. An al-
ternative implementation of this system for differential input signals is
shown in Fig. 3.10(b), on which each VCO-Counter unit integrates one
of the sides of the input signal. Note that the use of two independent
counters is not advised in neither the single-ended nor the differential
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configuration because both counters would tend to increase infinitely
up to saturation. The subtraction of two counters is equivalent to an
up-down Counter (UDC) whose value increments and decrements in re-
sponse to rising edges on its respective inputs.
VCO Countervin(t) vPRI(t)
+
-
vC(t)
vDC(t)
VCO Counter0
(a)
VCO Countervinp(t) vPRI(t)
+
-
vCp(t)
vCn(t)
VCO Countervinn(t)
(b)
Figure 3.10: DC compensation based on a twin VCO-Counter unit.
(a) Single-ended input. (b) Differential input.
However, the compensation of the mean oscillation frequency using
a twin oscillator is typically not efficient, as it requires an additional
oscillator which doubles the power consumption and silicon area. An-
other alternative implementation is to replace the second VCO-Counter
unit with a discrete-time digital integrator, as shown in 3.11. This im-
plementation is more efficient because it does not need to generate an
additional oscillator, but it reuses an fixed-frequency oscillation (fref) al-
ready present in the system, such as the sampling clock. If the frequency
of this auxiliary oscillation is not equal to the mean oscillation frequency
of the main oscillator, a gain f0/fref must be introduced to achieve the
desired compensation. Figure 3.11(b) shows an example of the operation
of this DC compensation method for fref = f0/4. It can be observed that
the output spectrum is composed by three groups of signals. Firstly, the
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integral of the input tone can be found at fin (black). Secondly, phase
quantization errors appear around the oscillation frequency and its har-
monics (red). Finally, the difference between the ideal DC compensation
ramp and the staircase is a sawtooth signal whose spectral components
are located at fref and its harmonics.
VCO Countervin(t) vPRI(t)
+
-
vC(t)
vDC(t)
Registerf0 / fref
clkref
(a)
t
t
t
vin(t)
vC(t)
vPRI(t)
vDC(t)
f
VPRI(f)
fin fref f0
(b)
Figure 3.11: DC compensation based on digital integration. (a) Block
diagram. (b) Input signal, output of the counter and DC compensation
staircase, PRI output, and spectrum of the PRI output.
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Any of these PRIs including a VCO-Counter structure and a DC
compensation method can be modeled as shown in Figure 3.12, where
signals (eDC) and (eϕ) are respectively the deviation from the chosen
DC compensation mechanism and an ideal integrator, and the phase
quantization error.
f(t)
  KVCO
f0
vin(t)
  
vPRI(t)
-
eφ 
eDC 
f0
+
(a)
eDC 
  KVCOvin(t) vPRI(t)
-
eφ 
+
(b)
Figure 3.12: Phase quantization error (eϕ) and DC compensation error
(eDC) modeled as signals added to ideal integrators.
3.2.2 Phase quantization noise and the PFM-based
model
Phase quantization noise is the other major difference between phase
referenced integrators (as we have defined them in this work) and tradi-
tional integrators. The quantization process has been widely studied in
the literature [10, 21, 49–51]. Quantization can be modeled as the addi-
tion of a quantization error to the input signal to obtain the quantized
signal, as shown in Figure 3.12.
In classical Σ∆ modulators, quantization noise is typically studied
assuming that the input of the quantizer is very active (almost random),
68
Chapter 3. Fundamentals of frequency-encoding based Σ∆ modulators
and this causes that the error introduced by the quantizer is a random
signal. Under this assumption, quantization noise spectral density can be
considered constant over frequency, which simplifies the analysis of SNR
degradation. However, as can be observed in Figure 3.8, the input of the
quantizer is not close to a random signal because it is dominated by the
integral of the mean frequency, except for very large input signals. Con-
versely, the power of the phase quantization error is concentrated close to
the oscillation frequency and its harmonics, as shown in Figure 3.11(b)
in red. The spectral distribution of this error depends on several sys-
tem parameters, such as the oscillation frequency, the VCO sensitivity,
and the power and shape of the input signal. A more in-depth analysis
of phase quantization noise in phase referenced integrators can be per-
formed using the pulse frequency modulation (PFM) model presented
in [51–54].
PFM-based model
The system displayed in Figure 3.9(a) can be modeled as shown in Fig-
ure 3.13 [51]. In this alternative representation, a counter is described as
an edge detector connected to an analog integrator. The edge detector
generates a Dirac delta on each rising edge of the VCO, producing a train
of impulses whose frequency is the VCO frequency, which is integrated
to obtain an staircase at the output of the counter. Figure 3.14 shows
the different signals of this system, both in the time-domain and in the
frequency-domain, assuming the following cosine input signal:
vin(t) = A · cos(2pifint). (3.5)
Therefore, the oscillation frequency of the VCO is
f(t) = f0 +KVCOA · cos(2pifint). (3.6)
The oscillation is a square wave whose spectrum consists of FM mod-
ulation components around the oscillation frequency and its odd har-
monics, in addition its DC value. The edge detector transforms this
FM signal into a PFM signal, which can be expressed in the frequency
domain as follows:
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f0
vPRI(t)
2π 
d(t)
KVCO
vin(t)
∫ wf() ∫ δ() 
∫ 
-
+
f0
VCO Counter
Ideal DC compensation
Mod 
2π 
w(t)φ(t)
Figure 3.13: Alternative model of a PRI based on Pulse-Frequency Mod-
ulation
d(t) = f0 +KVCOvin(t) +m(t), (3.7)
m(t) = 2f0
∞∑
q=1
∞∑
r=−∞
Jr
qAKVCO
fin
1+ rfin
qf0
 cos (2pi(qf0+rfin)t), (3.8)
where Jr is the r-th order Bessel function of the first kind [51,55].
The spectrum of this signal, D(f), consists of a DC component (f0),
the modulating tone at low frequencies (KVCO · vin(t)), and PFM mod-
ulation components around the oscillation frequency and its harmonics
(m(t)). The power and the spectral distribution of these components
depend on the input tone, the oscillation frequency, and the VCO sensi-
tivity. The DC value of d(t) is counterbalanced by the DC compensation
mechanism, and thus this term can be canceled. Therefore, the output of
this phase referenced integrator is composed by the integral of the input
signal plus the integral of the high frequency PFM components. This
is equivalent to the system depicted in Figure 3.12(b), where the phase
quantization error is the integral of the high frequency PFM components:
eϕ(t) =
∫ t
0
m(τ)dτ. (3.9)
This expression can be used to calculate the spectral distribution of
the phase quantization error for a VCO-counter unit with a single-tone
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Figure 3.14: Signals of the PFM-based model of the PRI shown in
Fig. 3.13. (a) Time domain. (b) Frequency domain.
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sinusoidal input. The spectral shape of the PFM modulation compo-
nents depends on the parameters such as the VCO sensitivity and the
amplitude of the input tone. Furthermore, if f0 and KVCO are prop-
erly chosen, phase quantization noise can be almost entirely out of the
band of interest before sampling. However, sampling and the associated
aliasing may cause that part of this noise appears inside the band.
3.3 VCO-based first-order Σ∆ modulators
This section provides examples of how VCOs and VCO-Counter units
can be used to build first-order Σ∆ modulators, including single-phase
and multi-phase implementations.
3.3.1 System concept
Figure 3.15 illustrates how a first-order continuous-time Σ∆ modulator
can be transformed into a VCO-based ADC using a VCO-Counter unit
and digital circuitry, based on the equivalence explained in previous
sections.
Figure 3.15(a) shows a classical first-order Σ∆ modulator, on which
the output y[n] is subtracted from the input vin through a non-return-
to-zero (NRZ) DAC modeled by a gain a. Let’s assume that gain of
the quantizer is 1, and that its output is always an integer value (i.e,
the quantization step is also 1). This system can be transformed in the
modulator displayed in Figure 3.15(b) after three modifications: firstly,
the integration of the input signal has been split from the integration of
the feedback; secondly, a constant c has been added to the input of both
integrations; finally, the continuous-time integrator of the feedback is
replace by its discrete-time counterpart. This modulator is equivalent to
the system of Figure 3.15(c) if b = KVCO, c = f0, and if (y[n] · a+ f0)/fs
is an integer number (so it is not affected by the quantization process)
for any possible value of y[n]. Note that the resulting system can be
implemented with a VCO-Counter unit to perform the signal integration,
whereas feedback integration and the DC compensation can be done by
means of a digital filter. If a = fs, the output of the modulator can be
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Figure 3.15: Transformation of a classical first-order Σ∆ modulator
(a) into a VCO-based modulator (d).
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expressed as
Y (z) = VC(z) · (1− z−1)− f0
fs
· z−1, (3.10)
which is equivalent to the system shown in 3.15(d). In this implementa-
tion, the input signal is integrated by a VCO-Counter unit, whose out-
put is sampled and differenced (i.e, high-pass filtered). Therefore, the
transfer function of the signal (STF) is almost flat, whereas the trans-
fer function of the phase quantization noise corresponds to a high-pass
filter. Figure 3.16 illustrates the behavior of phase quantization noise
assuming a sinusoidal input at frequency fin and an arbitrary sampling
frequency. In this example, phase quantization error consist of a series
of progressively wider modulation sidebands centered on the oscillation
frequency and its multiples [54]. After sampling (and the subsequent
aliasing) quantization phase noise power is distributed over the full dis-
crete band, resulting in the combination of white noise with some of the
PFM sidebands protruding from it. These protrusions are also visible in
the output spectrum, which shows first-order noise shaping due to the
high-pass filtering performed by the differentiator.
3.3.2 Practical single-phase implementations
Implementing the VCO-based modulator as described in Figure 3.15(d),
where a VCO is connected to a counter whose value is sampled and
filtered, is not practical because the value of the counter that follows the
VCO would increase infinitely. In contrast, in the implementation shown
in Figure 3.17 the first difference is performed by reseting the counter
immediately after registering it, so the value sampled is the amount of
rising edges occurred during the sampling period. Therefore, the average
value of the output sequence is f0/fs, which could be compensated if
needed by subtracting a constant value after the register, as shown in
Figure 3.15(d). Alternatively, instead of reseting the counter, it could
be preset to −f0/fs in order to compensate the DC component without
requiring an additional digital adder.
The number of bits required in the counter depends on the relation-
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fin f0 2f0 3f0 4f0
fs 2fs 3fs
f
PSD
(a)
fin fs/2
f
PSD
(b)
fin fs/2
f (log)
PSD
(c)
Figure 3.16: Power spectral density (PSD) of the input tone and phase
quantization noise in different nodes of the system of Fig. 3.15(d).
(a) vC(t). (b) vC [n]. (c) y[n].
VCOvin(t) Register
clk(t)
Reset
Counter y[n]w(t)
Figure 3.17: Practical implementation of a multi-bit first-order VCO-
based Σ∆ modulator.
ship between the maximum oscillation frequency of the VCO and the
sampling frequency. There are particular cases on which the modula-
tor does not even require a classical counter, but it can be implemented
using a simplified logic. For example, Figure 3.18 shows an alternative
implementation that can be used when the sampling frequency is higher
than twice the maximum oscillation frequency of the VCO. The modu-
lator consists of a VCO whose oscillation is sampled by a flip-flop, which
is connected to a AND-gate based rising-edge detector. Figure 3.18(b)
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illustrates the operation of this circuit for f(t) = fs/4, where the output
y[n] is ‘1’ only when Q1[n] = Q2[n] = 1, which occurs immediately after
a rising edge of the VCO.
VCOvin(t)
clk(t)
y[n]
D Q D Q
Q1[n]
Q2[n]
w(t)
(a)
t
t
w(t)
Q1[n]
Q2[n]
y[n]
clk(t)
n
n
n
(b)
Figure 3.18: VCO-based first-order Σ∆ modulator based on an AND-
based counter.
3.3.3 Multi-phase implementation
As mentioned in Section 3.2.1, using only the rising edges of the oscil-
lation implies that phase is quantized in step of 2pi radians. However,
alternative implementations allow reducing the quantization step. For
example, in the system of Figure 3.19(a), both edges of the oscillation
are taken into account so, if the duty cycle of the oscillation is 50 %, the
quantization is performed in steps of pi radians, which reduces the noise
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power and shifts its spectral distribution to higher frequencies [54]. The
XOR-based modulator of Figure 3.19(b) detects both rising and falling
edges, operating as shown in Figure 3.19(c).
VCOvin(t) Register
clk(t)
Reset
Counter y[n]vC(t)w(t)
(a)
VCOvin(t)
clk(t)
y[n]
D Q D Q
Q1[n]
Q2[n]
w(t)
(b)
t
t
w(t)
Q1[n]
Q2[n]
y[n]
clk(t)
n
n
n
(c)
Figure 3.19: VCO-based first-order Σ∆ modulators using both-edges
detectors. (a) Practical multi-bit implementation. (b) Single-bit XOR-
based detector. (c) Operation of the XOR-based detector.
Nevertheless, phase resolution can be improved using multi-phase os-
cillators, whose output provide more information about its phase than
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whether it is lower or higher than pi radians. For example, a ring os-
cillator (RO) can have several square output from which the phase can
be inferred with better precision. A voltage-controlled ring oscillator
(VCRO) is composed of an odd number of inverting stages connected on
a ring configuration, where the delay of each stage is controlled by the
input voltage. Figure 3.20(a) depicts a 5-stage VCRO whose operation
is illustrated in Figure 3.20(b). In this case, the phase quantization step
is 2pi/5 radians if only on of the two edges are considered, and pi/5 radi-
ans if both edges are taken into account (assuming a duty cycle of 50%).
Figure 3.21 shows a generic multi-phase VCO-based Σ∆, on which each
of output (or “phase”) of the oscillator is connected to a multi-phase
frequency-to-digital converter. This F2D converter may consist of sev-
eral single-phase counters or edge detectors whose outputs are added
together.
3.4 High-order VCO-based Σ∆modulators
High-order single-loop Σ∆ modulators typically consist of a series of in-
tegrators combined with a set of gains, feedback and forward branches, a
sampler and a quantizer. These structures allow the reduction of quanti-
zation noise in the band of interest at the expense of complexity, power
consumption, and silicon area. This section describes how VCOs and
phase referenced integrators can be used to build part of high-order Σ∆
modulators.
3.4.1 VCO-based quantizers
As mentioned in Section 3.3, a VCO-Counter unit followed by a digital
differentiator (or any of the practical implementations of this concept)
digitalizes an analog signal with first-order noise shaping. This system
can be used as a standalone converter, or can used as the quantizer of a
higher-order modulator, as shown in Figure 3.22. In this subsection we
enumerate three examples of the many high-order Σ∆ modulators with
VCO-based quantizers reported in the last years.
Figure 3.23 shows the system proposed in [56], on which quantization
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Figure 3.20: Circuit (a) and behavior description (b) of a 5-stage ring
oscillator.
is performed by means of a VCO follows by a counter reseted by the
sampling clock, like in Figure 3.17. An analog integrator is also part of
the loop filter, which achieves second-order noise shaping.
The modulator proposed in [57] also shows second-order noise-shaper,
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Figure 3.21: Generic multi-phase VCO-based modulator.
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Figure 3.22: Σ∆ modulator with VCO-based quantizer.
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+ y[n]
clk(t)
VCO
DAC z-1
Counter  
Figure 3.23: Second-order Σ∆ modulator with VCO-based quan-
tizer [56].
but the VCO-based quantizer is not used as one of the integrators.
Therefore, two classical integrators are required to obtained the desired
order in the loop filter, as shown in Figure 3.24. An interesting feature
of this implementation is that the feedback signal is not obtained from
the output of the counter but from the oscillation frequency of the VCO,
which is converted into a voltage by means of a frequency detector and
a low-pass filter. This design decision was taken to avoid the need for
static and dynamic element matching in the feedback DAC.
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Figure 3.24: Second-order Σ∆ modulator with VCO-based quantizer and
FM-based feedback [57].
Finally, [27] proposes a third-order VCO-based Σ∆ on which the three
zeros of the NTF are provided by the front-end passive filter, the active
integrator, and by the VCO-based quantizer. This quantizer is imple-
mented using a 31-stage ring oscillator connected to multi-phase F2D
converter, which is composed of 31 XOR-based edge detectors similar to
the structures shown in Fig. 3.19(b). Moreover, the phase rotation of
the ring oscillator is used to implement an implicit barrel-shift dynamic
element matching (DEM) for the feedback DAC elements.
vin(t)
-
+
y[n]clk(t)
31-stage VCRO
-
+
a1 a2
  
Passive 
integrator
XOR-based F2D
31- element DAC
Figure 3.25: Third-order VCO-based Σ∆ modulator with implicit DEM
implementation [27].
3.4.2 VCO-based loop filters
Classical integrators based on operational amplifiers have drawbacks
such as elevated power consumption and silicon area occupation. Time-
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encoding implementations are, in contrast, a promising alternative bet-
ter suited for modern low-voltage and low-power applications. Conse-
quently, in the last years, Σ∆ modulators on which VCOs are used also
as main integrators of the loop filter have been reported [22,47,48,58].
Figure 3.26 shows the architecture of a VCO-based Σ∆ modulator
without analog integrators proposed in [47]. This architecture is one of
the main contributions of this thesis, and is the basis for modulators
proposed in chapters 4, 7 and 8. In this implementation, every analog
integrator is replaced by a phase referenced integrator composed of an
oscillator (VCO if it is driven in voltage and DCO if it is digitally-
controlled) and a generic digital accumulator.
Later, in the prototype reported in [48], a similar architecture has
been used to implement a third-order VCO-based Σ∆ modulator in 65
nm CMOS technology. Figure 3.27 shows system-level diagram, which is
almost identical to the one of Fig. 3.26 except for the feedback coefficient
gfb. The practical implementation of this system is based on three 9-
stage differential ring oscillators and three 9-element up-down counters,
as shown in Figure 3.27(b). The first oscillator is controlled by the input
voltage, whereas the other two oscillators are driven by current DACs
controlled by the output of the digital counters.
vin(t) VCO 1 Digital accumulator 
1
DCO 2 Digital 
accumulator 
2
DCO 3 Digital 
accumulator 
3
Register y[n]
clk(t)
Figure 3.26: Architecture of a high-order VCO-based Σ∆ modulator
proposed in [47].
Figure 3.28 depicts a different third-order VCO-based Σ∆ modulator,
proposed in [22]. In this case, only two of the three integrators are based
on oscillators, and the last stage consists of a classical integrator followed
by a 4-bit flash ADC that performs the quantization. Each VCO-based
integrator consists of two CCOs connected in a differential configuration,
whose output is used in combination with a phase comparator to produce
a pulse width modulated signal. Figure 3.28(b) shows the schematic of
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(a)
(b)
Figure 3.27: Third-order VCO-based Σ∆ converter reported in [48]
( c©2017 IEEE). (a) System-level diagram. (b) Schematic.
VCO1, on which both CCOs are interfaced using a transconductor stage.
3.5 Conclusion
The operation of Σ∆ modulators is based on integration, which is typ-
ically performed using classical analog integrators. Unfortunately, this
kind of integrators do not benefit from technology scaling, and their im-
plementation in modern CMOS technologies is not fully efficient. This
chapter focuses on a different integrator topology based on frequency-
encoding. A phase referenced integrator can be implemented combining
a VCO (or any other oscillator) with digital circuitry. This alternative
is scalable, and it is potentially more efficient than classical integrators
in terms of power consumption and area.
The two main difference between classical integrators and PRIs are
phase quantization noise and DC integration. Ideally, an analog inte-
grator can provide an analog output without any kind of quantization.
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(a)
(b)
Figure 3.28: Third-order Σ∆ modulator using two VCO-based inte-
grators presented in [22] ( c©2014 IEEE). (a) System-level diagram.
(b) Schematic of VCO1.
In contrast, a phase referenced integrator typically add a certain phase
quantization noise power given that the output of a PRI only provides
limited information about the oscillator phase. On the other hand, a
conventional integrator can integrate both positive and negative signals.
However, given that the frequency of an oscillator cannot be negative,
the output of a PRI would tend to increase indefinitely. Therefore, PRIs
must include a mechanism to compensate the DC integration.
In this chapter we have studied the operation of phase referenced inte-
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grators, including different practical implementations of Σ∆ modulators
using PRIs. The studies presented in this chapter set the basis for the
development of high-order oscillator-based Σ∆ modulators presented in
Chapter 4.
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CHAPTER 4
Design of high-order
oscillator-based Σ∆ modulators
4.1 Introduction
In this chapter we focus on the development of high-order single-loop
Σ∆ modulators using phase referenced integrators which, as described
in Chapter 3, can be build combining oscillators and digital circuitry.
This kind of implementations presents some advantages over classical
analog integrators, specially in modern CMOS technologies. The work
presented in this chapter is partially based on the material published
in [47].
Firstly we take a generic nth-order CT-Σ∆M as reference, and we
replace the classical integrator of the first stage by a phase referenced
integrator. In addition, we study how feedback DACs are not required in
this approach, given that feedback integration can be performed in the
digital domain. Different alternatives to implement the digital circuitry
involved in phase referenced integration are analyzed. Then, we show
the system level design of a second-order Σ∆ modulator implemented
using only oscillator-based integrators, which is the basis for the two
chips presented in chapters 7 and 8. Finally, we describe some of the
circuit impairments that must be considered during the design of this
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kind of systems, such as phase noise, clock jitter, or metastability.
4.2 Continuous-time and discrete-time
feedback
Figure 4.1 shows the incomplete diagram of a generic nth-order single-
loop continuous-time Σ∆ modulator. The discontinuous line represents
the additional n − 2 stages required to build the converter. The feed-
back of this kind of modulators can be implemented using different
types of DAC pulses such as NRZ DACs, return-to-zero (RZ) DACs,
and switched-capacitor (SC) based DACs [3, 46, 59]. We have taken as
a case study a modulator with NRZ DACs, which implies the use of a
zero-order hold (ZOH) in the feedback path.
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clk
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a1 a2
b1
c1·fs
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-sTs1-e
sTs
ZOH
c2·fs
s
Figure 4.1: Diagram of a generic nth-order continuous-time Σ∆ modu-
lator with NRZ feedback DACs
As explained in Chapter 3, a continuous-time integrator can be re-
placed by a phase referenced integrator. Figure 4.2 illustrates how a
system almost equivalent to the modulator of Figure 4.1 can be built
using the PRI described in Figure 3.11, on which the DC compensa-
tion is performed using the sampling clock as the reference clock (i.e.,
fref = fs). For the sack of completeness we have added a ZOH after
the DC Compensation discrete-time integrator. In addition, gDAC1 rep-
resents the gain of the DAC that should be connected after the PRI to
generate a voltage (or a current) from the PRI digital code. Note that
the resulting system is only equivalent to the reference modulator shown
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in Figure 4.1 if the PRI-DAC gain is equal to the classical integrator
gain, which implies:
KVCO · gDAC1 = c1 · fs. (4.1)
Nevertheless, even if this condition is met, the PRI differs from the
classical integrator in the addition of two error signals (the DC compen-
sation error eDC and and the phase quantization error eϕ), as explained
in Section 3.2.1.
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Figure 4.2: Nth-order continuous-time Σ∆ modulator with the first in-
tegrator implemented using a PRI.
This architecture may be more difficult to design if the first stage is
implemented using a capacitance-controlled oscillators such as the ones
described in Chapter 2. The challenge relies on designing an oscilla-
tor whose frequency can be controlled by both a capacitance and an
electrical signal. This device could be implemented using a capacitance-
controlled LC oscillator whose load is the combination of the capacitive
sensor and a voltage-controlled capacitance [60]. Another alternative
would be controlling both the capacitance and the charging and dis-
charging current of a relaxation oscillator. An implementation suitable
for resistive sensors have been published in [61].
Even if the first oscillator is not a sensor-controlled oscillator but
a classical VCO, this architecture has a potential weakness due to the
continuous-time feedback, specially in the first stage. Given that the
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first DAC subtracts a signal at the input of the modulator, any error
injected at this point is not filtered by the loop filter. Therefore, this
DAC is very demanding in terms of noise and distortion, which implies
more power consumption and silicon area. Moreover, given that the
modulator chosen as example is implemented using NRZ DACs, any
variation in the sampling period (i.e., jitter) injects additional noise at
the input of the modulator.
Figure 4.3 shows an alternative implementation of the modulator
shown in Figure 4.2 on which the feedback integration is performed in
discrete-time, taking advantage of the discrete-time integrator used for
the DC compensation. Note that the input coefficient b1 has been inte-
grated into the PRI for simplicity. Therefore, it must be true that
KVCO · gDAC1 = b1 · c1 · fs. (4.2)
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Figure 4.3: Alternative implementation of the system shown in Fig-
ure 4.2 using discrete-time feedback integration.
Moreover, in order to preserve the feedback gain and obtain a sys-
tem equivalent to the reference modulator of Figure 4.1, the following
condition must be accomplished:
d1 · fs · gDAC1 = a1 · c1 · fs. (4.3)
This implementation has several advantages respect to the converter
shown in Figure 4.2. On one hand, the feedback is subtracted in the
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digital domain, without classical DACs that may require large silicon
area and high power consumption. Moreover, since the feedback is not
subtracted at the input of the oscillator, this architecture can be easily
implemented using sensor-controlled oscillators like the ones described
in Chapter 2. In addition, given that the feedback integration is per-
formed in discrete-time, this topology is less sensitive to clock jitter.
Nevertheless, this variant also shows some disadvantages respect to the
continuous-time feedback integration of Figure 4.2. For example, given
that in Figure 4.3 the oscillator is out of the feedback loop, the VCO
distortion is not corrected by the loop and therefore it is visible in the
output spectrum. Furthermore, the digital up-down counter becomes
more complicated since the value that must be subtracted depends on
the feedback signal. Indeed, given that the feedback value changes in
the sampling instants, it is sometimes required to drive the discrete-time
integrator using a delayed clock.
VCO Countervin
vPRI+
-
vC
vDC+FB
Register
clkd
D(·)y
DAC
vDAC
Figure 4.4: Phase referenced integrator including the feedback input and
the output DAC.
Figure 4.4 shows an example of a PRI on which the register of the
digital integrator is driven by signal a delayed clock clkd. The function
D(·) determines the relationship between the value subtracted to the
PRI on the next clkd rising edge and the output signal y. According to
the feedback gain defined in Figure 4.3 (d1), the feedback function of the
first stage can be expressed as follows:
D1(y) = D1(0) + d1 · y. (4.4)
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As stated before, d1 must satisfy equation (4.4). On the other hand,
D1(0) should be equal to f0/fs in order to completely compensate the DC
integration in the VCO. Nevertheless, D1(0) could differ from this value
without degrading the performance of the system, as will be explained in
Section 4.4. In any case, the selection of the parameters D1(0) and d1 is
restricted to values that produce integer numbers for any possible value
of the output y, in order to obtain numbers compatible with the digital
integrator. Indeed, for some of the PRI implementations that will be
described in Section 4.3 we will restrict D1(y) to only positive integers
and zero.
4.3 PRI-counter design alternatives
One of the main challenges during the implementation of phase refer-
enced integrators is the design of the up-down counters. These counters
generally have three input: the main oscillation, the clock, and the feed-
back. As explained before, its output is increased a constant value on
each oscillation rising edge (w), and decreased a variable value on each
clock rising edge (clk). The value subtract to the counter depends on
the value of the feedback signal (y). Figure 4.5 depicts a theoretical up-
down counter composed of two discrete-time integrators, three adders,
and a the logic function D(·) that has been described in Section 4.2.
This structure models the desired operation of the up-down counter as
has been described before. However, it can not be used in a practical
circuit given that both integrators grow indefinitely, so this circuit can
not be implemented with a finite number of digital devices.
Figure 4.6 shows a potential workaround for this problem. In this
implementation, both integrators are reset periodically, so signals vC
and vDC+FB do not grow indefinitely. However, the integrators must be
reset only when both output values are similar in order not to alter the
PRI output. The register bus-width required to implement this structure
must be estimated from extensive simulations of the complete system,
given that the frequency on which both registers are reset depend on
the ratio between the VCO frequency, the sampling frequency, and on
several characteristics of the output signal y.
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Figure 4.5: Theoretical up-down counter with variable decreasing value.
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Figure 4.6: Up-down counter with reset logic to prevent saturation.
As shown in Figure 4.4, the up-down counter is sometimes connected
to a DAC which generates the analog signal that drives the next stage.
One of the most extended ways to implement a DAC is using an ar-
ray of identical current sources (which can be individually switched on
and off) connected in parallel. Therefore, the output current is ideally
proportional to the number of elements switched on. However, the im-
plementation of this structure in silicon suffers from element mismatch,
what means that different elements provide different currents. This im-
pairment degrades the performance of the system given that it affects
the linearity of the DAC. Dynamic element matching is an effective tech-
nique to reduce the influence of element mismatch. A DEM algorithm
93
Chapter 4. Design of high-order oscillator-based Σ∆ modulators
dynamically changes which elements are used to generate the output
current for a certain input code. Data weighted averaging (DWA) is
an example of a DEM implementation on which the current elements
are cyclically used [62]. Figure 4.7 illustrates the operation of a DWA
algorithm, where each square represents whether a current element is
switched on (blue) or off (white). Each row corresponds to a different
current element, and each column determines which current elements
are enabled at a certain time instant. Figure 4.7(a) shows the opera-
tion of the DAC when DWA is not enabled, and the active elements are
chosen using a thermometric code. In this case, a certain input code
always switches on the same current elements, whose output current is
constantly affected by mismatch. In contrast, Figure 4.7(b) illustrates
the behavior of the DAC when DWA is active. In this case, the ele-
ments used chosen according to an algorithm that rotates which current
sources are enabled, so a certain mismatch of one of the elements does
not always affect the same input code. This results in the modulation of
mismatch errors, reducing the impact of this impairment on the system
performance.
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Figure 4.7: Active DAC elements for two different DAC approaches.
(a) Without DWA, based on thermometric code. (b) Using a DWA
algorithm.
This matching technique is inherently applied in the up-down counter
depicted in Figure 4.8, which has been presented in [47]. This architec-
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Figure 4.8: PRI wnith inherent DWA presented in [47].
ture consists of an N-stage ring counter, a feedback cell driver, and N
element control cells.
The ring counter is driven by the PRI oscillator that integrates the
input signal, and can be implemented as shown in Figure 4.9. If the
circuit is properly initialized (e.g., reset during the system power-on),
one half of the N outputs is ‘1’ and the other half is ‘0’. Every time that
the VCO generates a rising edge in w, one of the flip-flops changes from
‘1’ to ‘0’ (generating a falling edge) and another flip-flop commutates
from ‘0’ to ‘1’ (i.e., it produces a rising edge). The position of these two
edges moves forward along the ring on each VCO pulse.
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Figure 4.9: N-th stage ring counter.
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Every rising edge produced by the ring counter triggers the positive
input (Dp) of an element control cell. As shown in Figure 4.10(a), these
cells have two inputs (Dp and Dn) and two outputs (Qp and Qn). A
rising edge in any of the inputs sets to ‘1’ a D-type flip-flop, who drives
the correspondent output. However, when both outputs are high, both
flip-flops are reset and the cell returns to its resting levels, as can be
observed in Figure 4.10(b). Note that this structure is similar to the
phase-frequency detectors frequently used in phase-locked loop (PLL)
applications [63]. The operation of this kind of cells can be also de-
scribed as a 2-bit up-down counter whose output is Qp−Qn. An analog
output can be generated from this structure connecting in parallel several
current elements like the one depicted in Figure 4.11 driven by the same
amount of element control cells. Therefore, the total current provided
by the DAC would be:
IDAC =
N∑
j=0
i · (Qp〈j〉 −Qn〈j〉) . (4.5)
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Figure 4.10: Element control cell with differential digital output.
(a) Schematic. (b) Example of operation.
Concerning the feedback cell driver, we propose two different ap-
proaches. The first approach consists of a modulus counter whose value is
incremented on D(y) units each sampling edge. As shown in Figure 4.12,
the counter output (pk) is registered to also obtain the previous value
of the counter (pk−1). These two digital words are used as pointers to
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Figure 4.11: Connection between a DAC element and the control cell.
indicate which elements must be triggered each sampling instant. When
the current pointer is higher than the previous pointer, only the cells
whose position is between the two pointers are triggered. In contrast,
when the previous pointer is higher than the current pointer it means
that the modulus counter has overflowed, what implies that only the cells
higher than previous pointer or lower than the current pointer must be
triggered. Figure 4.13 illustrates the operation of the DAC including the
value that pointers would take. This structure is very easy to implement
since it can be synthesized using the available computer aided digital
design tools.
Register
Pointer decoder
Register
N-
modulus
D(·)y
pk pk-1
D(y)
Dn<0> Dn<1> Dn<N-2> Dn<N-1>· · ·
clk
Modulus counter
Figure 4.12: Feedback cell driver schematic.
However, the alternative approach depicted in Figure 4.14 may be
more efficient in terms of area an power due to its simplicity and limited
gate count. The proposed circuit is a modification of the classical ring
counter shown in Figure 4.9. The main difference is that the data input
of the D-type flip-flops comprising the counter are not by default con-
nected to the previous flip-flop. Instead, multiplexers controlled by the
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Figure 4.13: Feedback cell driver example of operation assuming N = 10.
feedback signal (y) determine to which point of the ring each flip-flop
input is connected. In the example of Figure 4.14, when y equals ‘0’ the
multiplexer connects each flip-flop to the previous one, so counter oper-
ates as the original ring counter depicted. In contrast, when y equals ‘1’,
the input of each flip-flop is connected to the output of a flip-flop two
positions back. Therefore, each sampling clock edge makes advance the
ring counter value two positions instead of one.
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Figure 4.14: Alternative feedback cell driver based on a modified ring
counter.
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4.4 Oscillator-based second-order Σ∆
modulators
In this section we illustrate how a second-order Σ∆ modulators can be
implemented using phase referenced integrators. Figure 4.15 depicts the
block diagram of a classical second-order Σ∆ modulator with multi-bit
quantizer. This system consist of two continuous-time integrators, a
multi-bit quantizer whose gain is gQ1, and two feedback loops. The feed-
back is performed through a zero order hold which models the operation
of NRZ DACs. A delay of Td has been included to model the potential
synchronization delay of the DACs. The gains a1, a2, b1, c1, c2, and
gQ1 determine the shape and the gain of the system transfer functions.
The STF is the transfer function from the input to the output of the
modulator (which in this case must be flat or low-pass), whereas NTF
is the transfer function from the noise injected in the quantizer to the
output (which should be high-pass in order to minimize quantization
noise within the band of interest).
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Figure 4.15: Classical second-order Σ∆ modulator with multi-bit quan-
tizer taken as reference for this section.
An oscillator-based equivalent implementation of this system is shown
in Figure 4.16. In this case, the continuous-time integration is performed
using two phase referenced integrators, which are built around VCO1 and
VCO2. The second oscillator can be considered as a digitally controlled
oscillator (DCO), given that its driven by a DAC controlled by the digital
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Figure 4.16: Oscillator-based second-order Σ∆ modulator.
output of PRI1 (VPRI1). The DCO center frequency is fDCO20 = fVCO20,
and the DCO gain is KDCO2 = gDAC · KVCO2.
Feedback integration has been implemented using discrete-time inte-
grators as described in Sections 4.2 and 4.3. Note that the ZOH and the
delay connected after the quantizer in Figure 4.15 have been replaced
by two ZOH-delay pairs connected at the output of the discrete-time
feedback integrator.
The resulting oscillator-based system is equivalent to the modulator
of Fig. 4.15 only if the transfer function of every path is matched between
both modulators. Firstly, the transfer function from the input port to
the output of the modulator is match between modulators if
b1 ·
(
fs
s
)2
· c1 · c2 · gQ1 = KVCO1 ·KDCO2
s2
· gQ2, (4.6)
where the first part of the equation is the signal path of the modulator
shown in Fig. 4.15, and the second part is the corresponding transfer
function of the oscillator-based converter of Fig. 4.16. Secondly, the
transfer function of the outer feedback loop are matched if
− a1 ·
(
fs
s
)2
· c1 · c2 · gQ1 = −d1 · fs ·KDCO2
s2
· gQ2, (4.7)
assuming that the discrete-time integration is nearly equivalent to its
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continuous-time counterpart. Under the same assumption, the matching
of the inner feedback loop is conditioned to:
− a2 · fs
s
· c2 · gQ1 = −d2 · fs
s
· gQ2. (4.8)
In order to allow the implementation of the oscillator-based equivalent
of Fig. 4.16 using any of the design alternatives proposed in Section 4.3,
D1(y) and D2(y) must be integer values for any possible y[n]. Therefore,
if y[n] can only take integer values, d1 and d2 must also be restricted
to integers. From equations (4.6), (4.7), and (4.8) we can derive the
following expressions:
d1 =
a1 · c1 · c2 · fs · gQ1
KDCO2 · gQ2 =
KVCO1 · a1
fs · b1 , (4.9)
d2 =
a2 · c2 · gQ1
gQ2
. (4.10)
Moreover, assuming that y[n] can be equal to zero, D1(0) and D(0)
must also be an integer. If these conditions are met, D2(y) is always
integer, and therefore VPRI2(t) can only take integer values. In conse-
quence, the output quantizer can be replaced by a digital function that
generates y[n] depending on the value of VPRI2 sampled. Note that if
gQ2 = 1, the output of the system is the result of sampling the output
of PRI2, which is the simplest implementation possible.
Note that some of the implementations described in Section 4.3 are
not compatible with negative feedback values. In these cases, D1(y) and
D2(y) must be positive (or zero) for any possible value of y[n]. This
condition can be achieved setting D1(0) and D2(0) as follows:
D1(0) ≥ max(y) · d1, (4.11)
D2(0) ≥ max(y) · d2, (4.12)
where max(y) represents the maximum possible value of y[n]. However,
these expressions may conflict with the description of the ideal DC com-
pensation values provided in Section 3.2.1 (i.e., D1(0) = fVCO10/fs and
101
Chapter 4. Design of high-order oscillator-based Σ∆ modulators
D2(0) = fVCO20/fs). In consequence, the integration of the center fre-
quency would not be completely counterbalanced by design, and the
average value of some nodes of the system may be non-zero. On one
hand, the center frequency of VCO1 is compensated through the outer
feedback loop. In order to avoid the unrestrained growth of vPRI1, the
average value integrated by the oscillator must be equal to the average
of the signal integrated by the discrete-time feedback integrator:
vin ·KVCO1 + fVCO10 = (y · d1 +D1(0)) · fs. (4.13)
From this equation we can calculate the average value of the output
sequence assuming that the average of the input signal is zero:
y = fVCO10 −D1(0) · fs
d1 · fs . (4.14)
On the other hand, the following expression describes the equilibrium
condition for the second stage of the modulator:
vPRI1 ·KDCO2 + fDCO20 = (y · d2 +D2(0)) · fs. (4.15)
Given that the average of the output sequence is fixed by equa-
tion (4.14), the DC compensation of DCO2 is achieved through the
adjustment of the average of vPRI1:
vPRI1 =
(y · d2 +D2(0)) · fs − fDCO20
KDCO2
. (4.16)
In other words, the average oscillation frequency of DCO2 is
fDCO2 = vPRI1 ·KDCO2 + fDCO20 = (y · d2 +D2(0)) · fs. (4.17)
Design example
A multi-bit second-order oscillator-based Σ∆ modulator has been de-
signed following the procedures described in this chapter. We have taken
as a reference the modulator depicted in Fig. 4.15, with the parameters
specified in Table 4.1. Figure 4.17 shows the output spectrum obtained
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from a behavioral simulation of the system applying a full-scale sinu-
soidal input signal at 1 kHz. The SNR calculated in the audio band
(20 kHz) is 94.89 dB (100.78 dB-A).
Table 4.1: Parameters of the reference modulator used for the simulation
of Fig. 4.17.
Parameter Value Parameter Value Parameter Value
a1 1 a2 1 fs 5 MHz
c1 2/3 c2 1 Quantization step 1 V
b1 1 gQ 1 Input full-scale ±0.9 V
Figure 4.17: Simulated spectrum of the reference second-order CT-Σ∆
modulator.
From the parameters specified in Table 4.1 we can derive an oscillator-
based equivalent using the equations presented in this chapter. Fig-
ure 4.18 depicts the resulting system, whose main parameters are sum-
marized in Table 4.2. Note that the system of Fig. 4.18 does not re-
quire any kind of quantizer because the output of Up-down Counter 2
is a signal already quantized, given that it can only take integer values.
Therefore, both the quantization step and the quantizer gain are equal
to 1, i.e., similar to the same parameters of the reference modulator (see
Table 4.1).
The gain d2 has been calculated using equation (4.10). Note that the
coefficients that influence d2 have been properly chosen to obtain d2 = 1
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VCO1 DCO2
Up-down 
Counter 1
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Counter 2
Register
D1(y) D2(y)
vin y
Figure 4.18: Simplified block diagram of the proposed second-order
VCO-based Σ∆ modulator.
Table 4.2: Parameters of the proposed second-order VCO-based Σ∆
modulator.
Parameter Value Parameter Value
KVCO1 5 MHz/V KDCO2 3.33 MHz/code
fVCO10 10 MHz fDCO20 6.66 MHz
D1(0) 2 D2(0) 2
d1 1 d2 1
fs 5 MHz gQ2 1
what, as stated above, simplifies the implementation of the system. On
the other hand, equation (4.9) describes the relationship between d1,
KVCO1, and KDCO2. Setting d1 = 1 is a necessary condition to allow the
implementation of the feedback integration using simple digital circuitry,
which requires D1(y) to be an integer value for any possible y. More-
over, the resulting values for KVCO1 and KDCO2 are easily implementable
with oscillators in the range of several MHz. The selection of fVCO10,
fDCO20, D1(0), and D2(0), is an iterative process based on behavioral
simulations. The parameters summarized in Table 4.2 avoid negative
oscillation frequencies and negative feedback values, which would signif-
icantly complicate the implementation.
Figures 4.19 and 4.20 show the output of both PRIs obtained through
a behavioral simulation, applying the same input tone as in Fig. 4.17 (i.e.,
a full-scale amplitude sinusoidal tone at 1 kHz). Figures 4.19(b) and
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4.20(b) show the details of these waveforms, which consist of a combi-
nation of unitary rising steps and varying-sized falling steps. The size of
the falling steps depend on the feedback signals, which can be described
as follows:
D1(y) = D2(y) = y + 2. (4.18)
(a)
(b)
Figure 4.19: Simulated output of PRI1. (a) Full simulation. (b) Detailed
view.
Figure 4.21 depicts the simulated oscillation frequencies of both oscil-
lators over time. According to equation (4.14), the average of the output
sequence is zero because the center frequency of VCO1 is perfectly coun-
terbalanced by D1(0) (i.e., fVCO10 = D1(0) · fs). In contrast, given that
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(a)
(b)
Figure 4.20: Simulated output of PRI2. (a) Full simulation. (b) Detailed
view.
fDCO20 6= D2(0) · fs), the average of vPRI1 is nonzero. According to equa-
tions (4.16) and (4.17), vPRI1 = 1 and fDCO2 = 10 MHz. These values
match with simulation results.
Finally, Figure 4.22 shows a comparison between the output spectrum
of the oscillator-based modulator and the spectrum of the reference mod-
ulator presented in Fig. 4.22. The SNR calculated from the spectrum of
the oscillator-based equivalent is 95.52 dB (101.84 dB-A), which implies
a deviation of approximately 1 dB respect to the SNR of the reference
modulator.
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(a)
(b)
Figure 4.21: Simulated oscillation frequencies. (a) VCO1. (b) DCO2.
4.5 Design considerations for VCO-based
modulators
As in the case of classical Σ∆ converters, any practical implementation
of a VCO-based modulator involves the emergence of certain kind of
problems that degrade the performance of the system. This section
discusses some of the common issues that must be taken into account
during the design of VCO-based converters.
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Figure 4.22: Simulated spectrum of the oscillator-based Σ∆ modulator
compared to the output of the reference modulator.
4.5.1 VCO phase noise and distortion
The operation of VCO-ADCs is based on the voltage-to-frequency con-
version performed by VCOs. Ideally, the relationship between voltage
and frequency should be linear and deterministic, as stated in equation
(3.4). However, the oscillation frequency of a real VCO is perturbed by
two undesirable effects: phase noise and distortion [21]. The instanta-
neous phase of the oscillator can be defined as:
ϕ(t) =
∫
2pi
(
g(vin(t)) + f0
)
dt+ φ(t). (4.19)
where function g(·) represents the nonlinear relationship between volt-
age and oscillation frequency, and φ(t) is the random phase fluctuation
caused by electrical noise (i.e, phase noise). Therefore, a practical imple-
mentation of the first-order VCO-ADC of Fig. 3.15(d) can be modeled as
shown in Figure 4.23(a). Figure 4.23(b) displays the output spectrum of
the converter, which in addition to the components explained in Fig. 3.16
presents harmonic distortion (depicted in blue), and demodulated phase
noise (depicted in green). Chapter 5 will present an in-depth discussion
of the origins and influence of phase noise and distortion.
108
Chapter 4. Design of high-order oscillator-based Σ∆ modulators
vin(t)   
-
+ y[n]
clk(t)
1-z-1
f0/fsf0 z
-1ϕ(t)g(·)
(a)
Y[Ω]
Ω
(b)
Figure 4.23: Influence of VCO phase noise (green) and distortion (blue)
in the first-order VCO-ADC of Fig. 3.15(d). (a) System-level model.
(b) Output spectrum.
4.5.2 Sampling clock jitter
The clock generator that synthesizes the oscillation that triggers the
sampling of the system can be based on different oscillator topologies.
This clock generator can be based on a free-running oscillator, or it
can be synchronized with a reference oscillator, typically by means of a
PLL. In any case, the oscillation is perturbed by electrical noise which
randomly shifts the time instants on which clock edges are produced.
Therefore, sampling period is not constant over time. This phenomenon
is known as clock jitter and may degrade the performance of the system
under certain circumstances.
Discrete-time Σ∆ modulators are typically implemented using SC
circuits, on which charge exchanges between capacitors are performed
abruptly, and the amount of charge transfered does not depend on the
duration of the sampling period. In contrast, continuous-time Σ∆ con-
verters implemented with classical integrators are very sensitive to jitter
because the amount of charge integrated on one sampling cycle is directly
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proportional to the duration of the period. Several works published in
the last years have shown that the main contributor to SNR degradation
due to clock jitter is typically the error injected in the feedback DAC of
the first stage of the modulator [64–70].
In the case of VCO-based ADCs, jitter sensitivity is determined by
the structure of the loop filter. For example, the system of Fig. 3.28 is
similar to a continuous-time modulator because feedback is performed
in continuous-time using NRZ DACs, whose pulse width depend on the
sampling period. In contrast, the system proposed in Fig. 3.15(d) may
show better tolerance to clock jitter because feedback is performed in
discrete-time integration, as the equivalent model of Fig. 3.15(d) shows.
Chapter 6 will provide more details about the influence of clock jitter in
different modulator topologies.
4.5.3 Digital circuitry metastability and
synchronization
Another typical source of problems in VCO-ADCs is related to the no
synchronization of the different oscillating signals, such as the sampling
clock and the output of VCOs.
On one hand, this situation may lead to metastability issues in the
digital circuitry. A typical flip-flop is only stable when its output is in
one of the two digital levels, ‘0’ or ‘1’, and any intermediate value is
unstable and ends up converted into one of this two levels. However, a
flip-flop only operates properly when certain timing conditions are met,
and it can show a metastable behavior if any of these conditions are vi-
olated. Generally speaking, in the D-type flip-flop of Figure 4.24(a), the
voltage level of the input D must be stable during a certain time inter-
val prior and subsequent to each rising edge received through the clock
input. Figure 4.24(b) illustrates possible reactions of a flip-flop to dif-
ferent time separations between the clock edge and a D-input variation.
Note that some of these scenarios may be conflictive or not depending on
the function of the output signal, which is typically sampled by others
registers or directly used to control other devices (such as DACs).
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Figure 4.24: Example of metastability problems of a D-type flip-flop.
(a) D-type flip-flop. (b) Possible outputs of this flip-flop in four different
situations.
On the other hand, even if flip-flops do not suffer from metastability,
synchronization can be a source of errors. For example, Figure 4.25(a)
shows a section of a first-order VCO-based ADC similar to the one de-
scribed in [19, 20]. This converter is based on a voltage-controlled ring
oscillator the generates several oscillations, one of them (considered the
“main phase”) triggers a counter, and the rest of the phases are just
sampled. Therefore, the output of the counter provides the number of
full cycles occurred during the sampling period (i.e., the phase increment
in steps of 2pi radians), whereas the status of the other phases relative
to the main phase can be used to improve the resolution of the phase
increment, as explained in Section 3.3.3 (see Fig 3.20). However, the
operation of this system may not be robust under certain conditions re-
lated to the synchronization between the sampling clock and the ring
oscillator edges. Figure 4.25(b) shows different signals of this implemen-
tation, assuming a 5-stage ring oscillator. The rising edge of the main
phase occurred at t1 is followed by an increment on the value of the dig-
ital counter, which happens at t2. This delay introduced by the counter
(t2 − t1) depends on the counter architecture, number of bits, and tech-
nology node. The problem arises when a sampling edge occurs during
this time window, because the values received by the processing logic
would lead to an error of −2pi radians in the output of the converter.
Note that compensating this delay introducing an intentional delay in
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the path of the phase sampler is risky because temperature and process
variations may difficult the proper matching between both delays.
vin(t)
y[n]
clk(t)
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(a)
t
t
t
t
t
v1(t)
v5(t)
v4(t)
v3(t)
v2(t)
vC(t)
t
t1
t2
(b)
Figure 4.25: Example of a system sensitive to synchronization problems.
(a) VCO-based converter. (b) Signal description with conflictive time-
intervals highlighted in red.
These are just two examples among the wide variety of scenarios
on which the asynchronous nature of VCOs oscillations may result in
the injection of errors. In summary, metastability and synchronization
errors are relevant sources of errors that must be considered in the design
process. Most of these errors are unavoidable, and the designer can only
minimize its probability and ensure that it is low enough to achieve the
target performance.
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4.5.4 Interferences and injection locking
In addition to the noise generated by the components that build up the
oscillator, external signals can interfere with the normal operation of
the oscillator and shift its phase or frequency. These interference signals
can be originated in any other point of the same silicon die, or in any
other system of the external world. Although these undesired signals can
disturb the oscillator by other means (such as the bulk, air, or vacuum),
the main mean of interferences is the electrical connection between the
oscillator and the other circuits that build up the system.
We take as case study the differential system shown in Figure 4.26,
which is used to illustrate different noise coupling mechanism that can
degrade the performance of the VCO-based system. This modulator is
based on the differential VCO shown in Figure 4.26(a), which has certain
similarities with the VCO of [22] shown in Fig. 3.28(b). Its operation is
based on two current-controlled ring oscillators driven by a differential
transconductor, which is implemented using a source-degenerated PMOS
differential pair. The phase of each oscillator can be disturbed through
different mechanisms. On one hand, the output nodes wp and wn are
typically connected to digital circuitry, whose fast transitions can inject
charge to the oscillator internal capacitances. On the other hand, inter-
ferences can reach the CCO through the transconductor or the ground.
As shown in Figure Fig. 4.26(a), a VCO is typically connected to a digital
F2D converter (in some cases a level-shifter is required to adapt the volt-
age levels), and both subsystems share the same power supply network.
Although voltage regulators (LDOs) are frequently used to generate dif-
ferent power supply domains, high-frequency noise can couple to the
VCO if it is not properly filtered.
Injection locking is an special kind of interference that can take place
when an oscillator is perturbed by a periodic signal whose frequency
(or its harmonics) is close to the VCO oscillation frequency (or its har-
monics). When this happens and there is a strong coupling mechanism
between the VCO and the interference source, the VCO can become
locked to the interference. In consequence, the VCO can stop reacting
to small input voltage changes, and large input signal become affected
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Figure 4.26: (a) Differential VCO composed of a transconductor and
two CCOs. (b) Complete system including digital post-processing and
power management.
by zero-crossing distortion. In the system of Fig. 4.26, the oscillation fre-
quency of both CCOs are similar, and there are several strong coupling
paths such as the ground connection, the transconductor resistance, and
the supply node.
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4.6 Conclusion
In this chapter we have applied the concepts presented in Chapter 3 to
design high-order Σ∆ modulators implemented using oscillators, digital
circuitry, and minimal analog circuitry. The resulting systems are po-
tentially more efficient than classical Σ∆ modulators in terms of power
consumption and area, specially in modern CMOS technologies. One
of the main advantages of the proposed architecture is the elimination
of feedback DACs, which typically consume a significant part of the to-
tal power and silicon area. In contrast, the proposed oscillator-based
topology performs feedback integration using digital circuitry, which is
an efficient alternative insensitive to circuit noise and clock jitter.
This chapter shows the procedure to transform a classical single-loop
Σ∆ modulator into an oscillator-based Σ∆M, including the description
of different PRI implementation variants and the main circuit impair-
ments that degrade the performance of this kind of systems. This chapter
is the basis for the two integrated circuits shown in chapters 7 and 8.
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CHAPTER 5
SNDR limits of oscillator-based
ADCs
5.1 Introduction
In this chapter we discuss the influence of phase noise and distortion in
the performance of oscillator-based data acquisition systems. These two
effects degrade the accuracy of the frequency-encoding process performed
by the oscillator, that limits the maximum achievable SNDR of this kind
of systems. We have taken VCO-based ADCs as case study, but the
discussion presented in this chapter is valid for other oscillator topologies
and applications.
The influence of phase noise in the performance of certain VCO-ADCs
has been the focus of research during the last years [21,27,44,71]. In most
of the cases, these works have studied phase noise in first-order noise-
shaping VCO-ADC architectures like the ones described in Section 3.3
(see Figure 3.15(d)), which can be represented as shown in Figure 5.1.
Phase quantization can be modeled as the addition of a quantization
noise signal, which in most of the cases is assumed random (i.e., constant
power spectral density) and independent from phase fluctuation due to
circuit noise (φ(t)). Both noise signals are sampled and high-pass filtered
by the digital first-difference. Given that phase noise concentrates at
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frequencies well below the sampling frequency, the effects of aliasing
are typically negligible. Therefore, the influence of phase noise in the
performance of this kind of systems can be estimated calculating the
result of high-pass filtering phase fluctuations.
kd + +
1
ϕ(t)
vin(t) 2πf0  
clk(t)
1-z-1 y[n]
VCO - Counter
Output spectrum
Ωf
Quantization noise
f
Oscillator phase noise
Phase 
quantization
Figure 5.1: Classical approach to estimate the influence of phase noise
in the performance of first-order VCO-ADCs.
However, this approach cannot be used to analyze other VCO-based
modulators, like the high-order Σ∆M described in Chapter 4. Given
that the VCO post-processing of this kind of systems is not based on the
1 − z−1 differentiation, the phase noise generated in the first oscillator
cannot be evaluated taking the approaches available in the literature.
This work presents a different approach to analyze the influence of
phase noise in the performance of oscillator-based systems. Rather than
calculating how oscillator phase noise affects the output spectrum of
the system, we propose to calculate the input referred noise equivalent
which can be directly compared to the input signal. This allows the
calculation of the SNR of any oscillator-based system, regardless of the
post-processing applied.
In addition to phase noise, distortion may also limit the accuracy
of the system for large input signals due to the nonlinear relationship
between the input voltage and the oscillation frequency. This effect
limits the dynamic range of the converter and plays an important role
during the design of the VCO. As a main contribution, this chapter de-
scribes a simulation methodology that can reduce the simulation time
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by orders of magnitude compared to noise enabled time domain simu-
lations, yet keeping similar accuracy. This opens up the possibility to
optimize the SNDR of oscillator-based systems by using iterative algo-
rithms. The methodology presented in this chapter has been recently
published in [72].
5.2 Phase noise
Ideally, the phase of a fixed-frequency oscillator should increase over time
with a constant slope proportional to the oscillation frequency. However,
electrical noise perturbs the voltages and currents of the circuit, which
introduces random variations in the oscillator phase. These fluctua-
tions are know as phase noise and limit the accuracy of the voltage-to-
frequency conversion in VCOs.
5.2.1 Phase noise overview
Noise sources
In this section we focus on inherent noise, which is the noise generated by
the components that build up the circuit [9], excluding interference noise
which has been briefly described in Section 4.5.4. The two main sources
of electrical noise relevant for most of the applications are thermal noise
and flicker noise.
Thermal noise, also known as Johnson-Nyquist noise [73], is the con-
sequence of the thermal excitation of charge carriers inside an electrical
conductor. The spectral density of these perturbation is typically con-
stant over frequency (i.e., it is white noise), and its power is proportional
to the absolute temperature. Thermal noise is the main noise source in
resistors, which can be modeled as a voltage source in series with a noise-
free resistor, as shown in Figure 5.2(a). The PSD of this thermal noise
is
V 2n-R(f) = 4kTR, (5.1)
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where k is the Boltzmann constant, T is the absolute temperature in
Kelvin, and R is the resistance in Ohms. Note that thermal noise is
independent from the biasing of the resistor.
vn-R
(a)
vn-M
(b)
Figure 5.2: (a) Noise model of a resistor. (b) Noise model of a MOSFET.
MOS transistors also suffer from thermal noise. However, at low fre-
quencies it is common that flicker noise (also known as 1/f noise due to
its spectral density) dominates over thermal noise. Flicker noise depends
on the biasing conditions of the transistor because its origin is related to
the interaction between charge carriers moving across the semiconduc-
tor material [74]. The noise generated on a MOS transistor operating in
active region can be modeled by means of a voltage source connected to
the gate, as shown in Figure 5.2(b), whose spectral density is approxi-
mately [9]:
V 2n-M(f) = V 2tn-M(f) + V 2fn-M(f) = 4kT
2
3gm +
K
WLCoxfα
, (5.2)
where gm is the transistor transconductance, W and L are respectively
its width and length, Cox is the gate capacitance per unit area, α is a
constant which in most of the cases is nearly 1, andK is a parameter that
encompasses several fabrications and biasing details. Note that the first
term of (5.2) represents thermal noise whereas the second one represents
flicker noise. This expression is a simplification that does not reflect
some interesting effects, such as the dependence between the current
biasing and flicker noise power. One of the parameters commonly used
to describe the noise present on a system is the corner frequency (fc),
which is the frequency above which thermal noise (Vtn-M(f)) dominates
over flicker noise (Vfn-M(f)), as shown in Figure 5.3.
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Figure 5.3: Typical noise spectral density in MOSFET devices.
Ciclostationary noise
The noise generated by the components that make up the oscillator is
visible at the output modulated by the oscillation. This happens for two
reasons: on one hand, the transfer function from the noise source to the
oscillator output is time-variant and depends on the oscillation phase;
on the other hand, the biasing of the components change over time,
which causes the modulation of the biasing-dependent noise sources (e.g.,
flicker noise). As a result, in the spectrum of an autonomous oscillator
circuit noise is concentrated around the fundamental component of the
oscillation (and its odd harmonics in the case of an square oscillation),
as shown in Figure 5.4. Sw(f) is the single sideband (SSB) PSD of the
oscillation w(t).
Sw(f)
f
Ideal
Real
f0 3f0
Figure 5.4: Effects of circuit noise in the PSD of an autonomous oscillator
with square output.
Figure 5.5 shows the PSD of the oscillation close to the first har-
monic, which can be divided between the lower sideband (LSB) and
upper sideband (USB). The correlation between both sidebands deter-
mines whether noise perturbs the amplitude or the phase of the os-
cillation [75, 76]. Figure 5.6 illustrates this fact with two examples of
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different type of correlations between two components (Sw(f0 +∆f) and
Sw(f0 −∆f)) respect to the fundamental tone (Sw(f0)). Assuming that
Sw(f0 + ∆f)  Sw(f0), the correlation shown in Figure 5.6(a) implies
the phase modulation (PM) of the oscillation, given that the combina-
tion of the two noise components is perpendicular to the fundamental
component. In contrast, Figure 5.6(b) shows an example of amplitude
modulation (AM).
|Sw(f)|
f0f0 - Δf f0 + Δf
LSB USB
Figure 5.5: Typical PSD of an autonomous oscillator close to the center
frequency.
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-Δf
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+Δf -Δf
Sw(f0 + Δf) + Sw(f0 - Δf)
AM 
Correlation
(b)
Figure 5.6: Two possible types of noise correlation LSB and USB. (a) PM
correlation. (b) AM correlation.
The sideband correlation depends on the oscillator topology. In VCO-
ADC applications, the oscillation is typically a square signal that can
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properly drive the digital circuitry that follows the VCO. This is done
either by selecting a VCO topology which produces an square signal,
or by passing a non-square oscillation through an amplitude limiter. In
any case, amplitude noise is suppressed and the oscillator mainly exhibits
PM noise, at least at the frequencies of interest.
Phase noise
According to the IEEE standard [77], the phase fluctuation is denoted
by φ(t), and it is given in radians. The one-sided PSD of the phase
fluctuations is denoted by Sφ(∆f), and it is given in rad2/Hz. The
phase noise of an oscillator is denoted by L(∆f) and it is defined in [77]
as
L(∆f) ≡ 12Sφ(∆f). (5.3)
This is a redefinition of the historical formulation of L(∆f), which was
defined as the PSD in one phase noise modulation sideband normalized
to the fundamental tone power:
L(∆f) = Sw(f0 + ∆f)
Pcarrier
, (5.4)
where, as previously stated, Sw(f0 + ∆f) is the single sideband (SSB)
PSD of the oscillation due to PM noise around f0 (this is what a simple
spectrum analyzer measures in the absence of AM noise). Pcarrier is the
total signal power around f0, which is also equivalent to the power of
the fundamental harmonic of the noiseless oscillation. Definitions (5.3)
and (5.4) are approximately equivalent for low phase fluctuations, but
they differ at low offset frequencies.
The PSD of the phase fluctuations was firstly described by David B.
Leeson [45, 78]. Nowadays [77], Sφ(∆f) (or 2L(f)) is commonly pre-
sented as shown in Fig. 5.7(a), assuming negligible AM noise as stated
before. The span of each region depends on many parameters such as
oscillation frequency, the oscillator topology and its quality factor. Note
that Sφ(∆f) tends to infinity as ∆f tends to zero. In the very low offset
frequencies region, (5.3) and (5.4) are not compatible because it would
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Figure 5.7: (a) Typical segments of Sφ(∆f) PSD. (b) Comparison be-
tween definitions (5.3) and (5.4) of L(f) at low and middle offset fre-
quencies.
mean that Sw(f0 + ∆f) also tends to infinity (what is senseless because
signal power is finite). The spectrum of the oscillation close to the oscil-
lation frequency has been discussed in [79–82], drawing the conclusion
that the PSD tends to a constant finite value at very low offset frequen-
cies, as illustrated in Fig. 5.7(b). This graph also depicts the simplified
model of phase noise, where the five regions described in Fig. 5.7(a) are
reduced to the two regions that typically domain at middle frequencies,
in the band of interest of most applications. This simplification allows
the description of the phase noise with only three parameters:
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L(∆f) = K3∆f 3 +
K2
∆f 2 , (5.5)
where K3 and K2 are parameters defined by noise levels. These two
parameters are related by K3 = K2 · fc, where fc is the corner frequency
which delimits the separation between the flicker noise and the white
noise regions. For most of the oscillators used in VCO-ADCs, this de-
scription is accurate up to offset frequencies below the order of magnitude
of the center oscillation frequency. Given that in most of applications
this frequency is chosen to be well above the band of interest, this limit
is relevant only for very high quality factor oscillators.
5.2.2 Input referred phase noise
The oscillation frequency of a real VCO can be written as follows:
f(t) = f0 ·
(
1 + g
(
vin(t)
))
+ fn(t), (5.6)
noident where f(t) is the oscillation frequency at instant t, fn(t) is the
random oscillation frequency variation due to noise, and g(·) is a function
that describes the relationship between the input signal vin(t) and the
oscillation frequency. Function g(·) depends on the topology of the os-
cillator, but in most cases it is nonlinear and it can be linearized around
vin(t) = 0 as follows:
f(t) = f0 ·
(
1 + kd · vin(t) + ε
(
vin(t)
))
+ fn(t), (5.7)
noident where kd is the relative frequency deviation factor (or gain) and
ε
(
vin(t)
)
is a factor that represents the distortion components, which will
be discussed in Section 5.3 and can be neglected in the noise analysis.
fn(t) reduces the accuracy of the encoding process and limits the SNR of
the converter because it is indistinguishable from a frequency variation
produced by the input signal. In the same way as in conventional circuits
the electrical noise is referred to the input, phase noise can be referred
to the input of the VCO so it can be directly compared with the input
signal, regardless the post-processing applied:
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f(t) = f0 ·
(
1 + kd ·
(
vin(t) + r(t)
))
. (5.8)
The signal r(t) is the input referred phase noise (IRPN) and represents
a signal that, if applied to the input of a noiseless VCO, would produce
an oscillation frequency variation similar to the one that a real oscillation
exhibits with zero input due to phase noise.
Fig. 5.8(a) depicts the block diagram of a linear noisy VCO seen as a
frequency integrator. In this model, the output of the integrator is the
ideal phase of the oscillator to which the phase fluctuations are added.
Among many others, one way to obtain a square wave from the phase is
by calculating its sine and comparing the result with zero. Phase noise
can be referred to the input of a noise-less VCO by simply multiplying
the phase fluctuations φ(t) by the inverse of the transfer function seen
from the input to the phase of the oscillator, as shown in Fig. 5.8(b).
Therefore, the IRPN of a VCO can be expressed as
r(t) = 12pikdf0
· dφ(t)
dt
. (5.9)
And the one-sided PSD of the IRPN can be calculated as follows:
Sr(∆f) = Sφ(∆f)
( 2pi∆f
2pikdf0
)2
. (5.10)
Equation (5.10) can be combined with (5.3) to obtain
Sr(∆f) = Sφ(∆f)
∆f 2
k2df
2
0
= L(∆f)2∆f
2
k2df
2
0
. (5.11)
If the phase noise PSD follows the distribution described in (5.5)
under the same assumptions, (5.11) can also be written as
Sr(∆f) =
 2K2
fcf 20k
2
d
( fc
∆f + 1
)
. (5.12)
The SNR is given by the ratio between the signal power and noise
power. Assuming that the effects of aliasing are negligible, input referred
noise power can be calculated integrating the IRPN described in (5.11)
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kd + sin()+
1
f(t)
vin(t)
w(t)
2πf0 ∫
Real VCO
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kd + sin()+
1
vin(t)
w(t)
2πf0 ∫
f(t)d
dt
r(t)
1
2πf0 kd
Noiseless VCO
(b)
Figure 5.8: (a) Diagram of a real VCO with phase noise added to the
phase of the oscillator. (b) Equivalent block diagram of the VCO with
the phase noise referred to the input.
between the limits of the band of interest. The SNR of the VCO-ADC
due to phase noise can be calculated comparing the input signal power
to the input referred noise power as follows:
SNR = 10 · log10
(
Psignal
Pnoise
)
= 10 · log10
 v
2
in-peak/2∫ fHi
fLo
Sr(∆f)d∆f
 , (5.13)
where fLo and fHi are respectively the lower and upper limits of the band
of interest, and vin-peak is the amplitude of the input tone.
System level simulations
In order to validate the model presented above, we have computed a be-
havioral simulation of the first-order XOR-based Σ∆ ADC depicted in
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Figure 3.19(b) including an arbitrary level of phase noise. Figure 5.9(a)
describes the SSB PSD of the oscillation, Sw(f), that can be used to
estimate the phase noise by applying (5.4). Figure 5.9(b) illustrates the
equivalence stated in (5.3), given that Sφ(∆f) is about 3 dB above the
L(∆f) estimated. Figure 5.9(c) compares the IRPN calculated by apply-
ing (5.11) to phase noise, to the spectrum of the data converter output
bitstream y[n] divided by the ADC gain (so it is also referred to the
input). It can be observed that the matching between both simulations
is limited up to the frequency on which quantization noise exceeds phase
noise. The gain of this XOR-based VCO-ADC can be derived from the
term BB introduced in [51]. At frequencies well below the sampling
frequency, it can be demonstrated that the gain of this ADC is
BB(f) ≈ 2kdf0
fs
, if f  fs. (5.14)
5.3 Distortion
In addition to phase noise, the distortion of the VCO is an important
nonideality that can limit the performance of the ADC. Distortion is
due to the nonlinear relationship between the input magnitude and the
oscillation frequency, which corresponds to the function g(·) introduced
in (5.6). The nonlinear function g(·) can be expressed as the following
polynomial:
g
(
vin(t)
) ≈ kd1vin(t) + kd2vin(t)2 + kd3vin(t)3 + ... (5.15)
For a sinusoidal input with amplitude A and frequency ωin, the oscil-
lation frequency can be rewritten as follows:
f(t) =f0 ·
(
1 + kd1A · cos(ωint) + kd2A2 · cos2(ωint)+
kd3A
3 · cos3(ωint) + kd4A4 · cos4(ωint) + ...
)
, (5.16)
which after a few trigonometrical transformation can be expressed as:
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(a)
(b)
(c)
Figure 5.9: (a) Power spectrum of the oscillation Sw(f). (b) Phase noise
and phase fluctuation power spectral density. (c) IRPN and output data
power spectral density.
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f(t) =f0 ·

1 + A2kd22 +
3A4kd4
8 +
10A6kd6
32 + ...
+
cos(ωint)
Akd1 + 3A3kd34 +
10A5kd5
16 + ...
+
cos(2ωint)
A2kd2
2 +
A4kd4
2 +
15A6kd6
32 + ...
+
cos(3ωint)
A3kd3
4 +
5A5kd5
16 + ...
 + ...
 + ... (5.17)
The amount of terms required to accurately calculate the signal to
distortion ratio (SDR) depends on the oscillator topology and on the
application, but in most of the cases {|Akd1|}  {|A2kd2|, |A3kd3|} 
{|A4kd4|, |A5kd5|, ... }. Therefore, the signal-to-distortion ratio can be
estimated as follows:
SDR(A) ≈ 10 log10
 (4Akd1)2
(2A2kd2)2 + (A3kd3)2
 . (5.18)
5.4 Periodic steady-state based simulations
Due to the time-varying behavior of oscillators, classical analysis based
on small-signal linearization such as AC and Noise analysis are not suit-
able for simulating VCOs. Transient noise analysis can accurately sim-
ulate the behavior of the VCO-based system, but this demands a sig-
nificant amount of computing power and time. This issue is magnified
in some VCO applications on which the time constants of the oscillator
subcircuits are several orders of magnitude shorter than the length of the
simulation required to obtain relevant results. Given the highly iterative
nature of the design and optimization processes, transient simulations
are not always an efficient tool to face the design phase.
In this section we describe how to estimate the limitations that a given
VCO imposes to a VCO-based system in terms of distortion and phase
noise without performing long transient simulations. Some simulation
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options may differ from the ones used in this section depending on the
design environment (as a reference, in this case we are using Cadence R©
Virtuoso R© Design Environment version IC6.1.6.500.6).
We have taken as case study the first-order VCO-based ADC depicted
in Figure 5.10, assuming a bandwidth from 1 kHz to 100 kHz. This
system consists of an 11-stage voltage controlled ring oscillator, and
the XOR-based F2D converter described in Fig. 3.19. Given that the
amplitude of the oscillation w(t) depends on the input signal vin, a level
shifter would be required to generate an square oscillation compatible
with digital circuitry. For the sack of simplicity, only the VCO has been
simulated at transistor level using realistic models, whereas the level
shifter and the F2D converter has been emulated using MATLAB R©.
Under nominal conditions (vin = 1 V), the oscillation frequency of the
VCO is approximately 60 MHz.
vin(t)
w(t)
80µ/1µ
40µ/1µ
1 2 3 11
Q
QGRB
CLR
D
Q
QGRB
CLR
D
y[n]
F2D
clk(t)
Level
Shifter
Emulated in MATLAB® 
Figure 5.10: Simulated VCO-based ADC.
Simulating this VCO with the appropriate settings to obtain an ac-
ceptable accuracy may take a few hours. In our case, with the simulation
setup that we have available, simulating this circuit for 4 milliseconds
takes between 3 and 16 hours, depending on the maximum step size cho-
sen. Fortunately, there are other tools capable of simulating the behav-
ior of oscillators and their noise. For example, Cadence R© Spectre R© RF
Option provides the Harmonic Balance (HB) analysis and the Shooting
Newton method to calculate the periodic steady-state (PSS) of oscil-
lators. The Shooting Newton method calculates the time-domain PSS
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and it is suitable for highly nonlinear circuits such as ring oscillators,
relaxation oscillators, and frequency dividers. HB performs a frequency-
domain analysis, which is more efficient for weak and midly nonlinear
circuits such as LC oscillators [83]. The VCRO simulated is a strongly
nonlinear circuit with sharp transitions, so the Shooting Newton method
is in principle more suitable. A PSS simulation can accurately determine
in a few seconds that the oscillation frequency of this VCO. Taking ad-
vantage of the PSS sweep tool, we can perform several PSS analysis while
sweeping the input voltage in order to estimate the oscillation frequency
for different input voltages, resulting in the plot shown in Fig. 5.11.
Figure 5.11: Relationship between oscillation frequency and input volt-
age obtained through PSS sweep simulations.
Table 5.1 shows the coefficients obtained from applying the poly-
nomial curve fitting MATLAB R© function polyfit() to the set of points
plotted in Fig. 5.11. As shown in Figure 5.12, the resulting 8th degree
polynomial describes the relationship between the input voltage and the
oscillation frequency in the range 1 V ± 400 mV with a deviation lower
than 1 kHz. These coefficients can be combined with equation (5.18) to
plot the SDR against input level curve depicted in Figure 5.13.
After calculating the PSS, the pnoise analysis available in our design
environment can be used to estimate the phase noise of the oscillator.
This tool allows the calculation of different types of phase noise, depend-
ing on the simulation setup. Table 5.2 shows the type of noise that result
from the pnoise simulation for four different simulation setups, which are
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Table 5.1: Polynomial coefficients obtained from the curve of Fig. 5.11
Parameter Value Parameter Value
kd1 1.94 V-1 kd5 -0.124 V-5
kd2 -0.2 V-2 kd6 0.917 V-6
kd3 -0.226 V-3 kd7 -3.75 V-7
kd4 0.22 V-4 kd8 4.36 V-8
Figure 5.12: Difference between the oscillation frequency obtained by
PSS simulation and the polynomial described in Table 5.1.
of special interest in our application.
On one hand, the simulations computed choosing “Modulated” noise
estimate the sideband correlation and allow the separation PM and AM
noise. On the other hand, choosing “Sources” noise implies that the
simulator calculates the phase noise according to definitions (5.3) or
(5.4), depending on the parameter “lorentzian”. Fig. 5.14 shows the
results of pnoise simulations with the different options described in the
table. It can be observed that AM noise is negligible compared with PM
noise for most of the frequencies. In addition, the phase noise computed
selecting the noise type “Sources” is 3 dB below the PM noise and it
is limited at low offset frequencies if “lorentzian = yes”, in concordance
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Figure 5.13: Signal to distortion ratio for different input levels.
Table 5.2: Results obtained from different pnoise simulation setups.
Pnoise setup Simulation result
Modulated - PM Sφ(∆f)
Modulated - AM Amplitude fluctuations
Sources - Lorentzian = no L(∆f) - Definition (5.3)
Sources - Lorentzian = yes L(∆f) - Definition (5.4)
with (5.3).
According to equation (5.11), both Sφ(∆f) and L(∆f) (definition
(5.3)) can be used to calculate the input referred phase noise. The
noise power integrated from 1 kHz and 100 kHz is approximately 5 µV2.
As mentioned above, assuming that aliasing does not have a significant
impact on the noise spectral distribution at the output of the system,
the SNR of the converter can be estimated applying equation (5.13).
Figure 5.15 shows the SNR for different input signal levels.
Figure 5.16(a) shows the comparison between the SNDR curve esti-
mated using the simulation strategy described in this section, and the
SNDR obtained using time-domain simulations. The black curve is the
result of combining Figures 5.13 and 5.15. The blue squares indicate the
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Figure 5.14: Comparison between different periodic noise simulations.
Figure 5.15: Signal to noise ratio for different input levels estimated
using the input referred phase noise.
SNDR obtained from measuring the output spectra computed through
transient simulations. As shown in Figure 5.16(b), the difference be-
tween both simulation methodologies is lower than 1 dB for most of the
range evaluated.
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(a)
(b)
Figure 5.16: (a) Performance of circuit shown in Figure 5.10 calculated
using transient simulations and estimated from PSS and pnoise simula-
tions. (b) SNDR difference between both methodologies.
5.5 Conclusions
In this chapter we have described the influence of phase noise and distor-
tion in the performance of oscillator-based systems. We have proposed
a methodology to evaluate the maximum achievable SNDR of an oscil-
lator based on two simulations: a PSS sweep is used to calculate the
oscillation frequency, the gain, and the distortion of the oscillator; and
a periodic noise analysis is used to calculate the phase noise, which can
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be subsequently referred to the input of the converter to estimate the
SNR. This method can be applied to any oscillator, independently of
the system architecture, and allows the estimation of the SNDR without
resorting to transient simulations. As an advantage, the computing time
of our proposed method is at least one order of magnitude faster, which
facilitates the optimization of the oscillator circuit.
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CHAPTER 6
Influence of sampling clock jitter in
Σ∆ modulators
6.1 Introduction
Continuous-time Σ∆ ADCs present interesting advantages compared to
their discrete-time counterparts, such as potentially higher achievable
sampling rate and lower power consumption. In addition, CT-Σ∆ mod-
ulators benefit from inherent antialiasing filtering, whereas their DT
equivalent require dedicated filters before sampling [84]. However, CT-
Σ∆ converters are more sensitive to sampling period random variations
(i.e., clock jitter). The errors introduced by clock jitter are visible on the
output spectrum and may limit the signal-to-noise ratio of the ADC.
The effects of clock jitter in Σ∆ modulators have been widely stud-
ied during the last two decades [64–70]. The mechanisms whereby clock
jitter degrades the performance of the converter depend on the modu-
lator topology (i.e. loop filter order, number of bits of the quantizer,
feedback DAC topology, etc). For example, the advances and delays of
the clock edges respect to their ideal position may cause errors in the
sampled values. Fortunately, the error power inside the band of interest
is attenuated by the loop filter. On the other hand, the pulse duration
of the feedback DACs is frequently proportional to the sampling period,
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for example when NRZ DACs are used (the duration of the pulse is the
sampling period). Therefore, random period variations imply random
amounts of charge injected to the integrators. The main source of noise
is typically the DAC in the outer filter loop because its error is injected
at the input of the modulator, so its power contribution in the band of
interest is not attenuated by the filter loop.
The analysis of a modulator in presence of clock jitter presents further
challenges due to the varying frequency of the sampling clock. These dif-
ficulties are frequently circumvented modeling the effects of clock jitter
as the addition of error signals to certain nodes of an equivalent system
sampled by an ideal clock. However, finding the set of error signals that
produce a completely equivalent system is not straightforward, and ac-
curacy is sometimes partially sacrificed for the sack of simplicity. Indeed,
most of the analysis available in the literature are focused on studying
only certain effects of clock jitter in the performance of the system. Fig.
6.1 illustrates a generic CT-Σ∆ modulator on which jitter is modeled as
the addition of a noise signal (nDAC) at the output of the feedback DAC.
This approach has become very popular because it can be used to model
the modulation of the feedback DAC pulse width, which is one of the
dominant error sources introduced by clock jitter. However, calculating
the spectral properties of signal nDAC is typically a challenging task due
to the system complexity and non-uniform sampling.
x
y
clk
Loop 
Filter
DAC
nDAC
Figure 6.1: Classical modeling of clock jitter as additive noise injected
into the feedback loop.
In this chapter we propose a time-base projection that simplifies the
modeling of clock jitter in CT-Σ∆ modulators without loss of accuracy.
The proposed transformation consists on referring all the signals and
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operations to a time-base relative to the phase of the sampling clock,
instead of to the physical time as is traditionally done. The result is a
system on which the sampling rate is constant, and clock jitter is modeled
as an alteration of the integrator gain and the modulation of the input
signal frequency. This system is completely equivalent to the original
modulator, but it is easier to analyze and simulate since its sampling
clock is ideal. Therefore, the proposed time-base projection opens up
new analysis possibilities, making possible the accurate identification of
all the errors induced by clock jitter.
6.2 Jitter analysis based on a relative
time-base projection
The period of a “real-world” clock signal can be expressed as
Ts[n] = Ts0 + ∆Tj[n] = Ts0 ·
(
1 + ej[n]
)
, (6.1)
where Ts0 is the ideal clock period, and ∆Tj is the random period vari-
ation due to jitter. ej[n] is the period variation normalized to the ideal
sampling period:
ej[n] =
∆Tj[n]
Ts0
= tn+1 − tn
Ts0
− 1, (6.2)
where tn and tn+1 are the time instants on which the nth and (n+1)th
clock rising edges occur.
The spectral properties of ej[n] depend on the clock source: a free-
running oscillator produces a clock with mainly white period spectrum;
on the other hand, an oscillator locked to a high-purity reference os-
cillator generates a clock signal whose period variation depends on the
loop filter design [85,86]. A continuous time signal ej(t) can be obtained
applying a zero-order hold to the sequence ej[n], as shown in Fig. 6.2,
that can be expressed as a function of time as follows:
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ej(t) =
+∞∑
k=−∞
ej[k]
u
t− k∑
i=−∞
(
1 + ej[i]
) · Ts0

− u
t− k+1∑
i=−∞
(
1 + ej[i]
) · Ts0

. (6.3)
tk
clk(t)
ej[n]
ej(t)
Ts0(1+ej[k]) Ts0(1+ej[k+1]) Ts0(1+ej[k+2])
tk+1 tk+2 tk+3
t
n
t
Figure 6.2: Clock signal and normalized period variation represented
respect to the real-world time (t).
As stated in the introduction, describing the behavior a complex sys-
tem complicates when the sampling period randomly changes over time.
For this reason, we propose to describe all the signals referred to a differ-
ent time-base, the relative time tr, which can be expressed as a function
of the physical time t as follows:
tr(t) = nTs0 +
t− tn
1 + ej(t)
, tn ≤ t < tn+1, ∀n ∈ Z. (6.4)
Fig. 6.3 shows the graphical representation of tr as a function of t.
Note that the slope of tr(t) in the derivable regions of the function can
be denoted as
dtr
dt
= 11 + ej(t)
, tn < t < tn+1, ∀n ∈ Z. (6.5)
Fig. 6.4 illustrates how the signals described in Fig. 6.2 look like
when referred to tr. Since the contraction/elongation of the time-base
compensates the delays/advances of the sampling instants, the clock
signal restores its ideal period:
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tr(tn+1)− tr(tn) = Ts0. (6.6)
k·Ts0
tr
t
(k+1)·Ts0
(k+2)·Ts0
(k+3)·Ts0
Ts0(1+ej[k])
tk tk+1 tk+2 tk+3
Ts0
Figure 6.3: Proposed relative time tr represented respect to the real-
world time (t).
k·Ts0
clk(tr)
ej[n]
ej(tr)
Ts0 Ts0 Ts0
tr
n
tr
(k+1)·Ts0 (k+2)·Ts0 (k+3)·Ts0
Figure 6.4: Clock signal and normalized period variation represented in
the relative time-base (tr).
The period variation (ej) can be also referred to tr as follows:
ej(tr) =
+∞∑
k=−∞
ej[k]
(
u
(
tr − kTs0
)− u(tr − (k + 1)Ts0)). (6.7)
The implications of the adoption of the time-base proposed depends
on the modulator topology. Fig. 6.5 shows a classical second order CT-
Σ∆, where the shape of the feedback pulse depends on the DAC topology
(in this section we consider NRZ DACs for simplicity). Describing this
system in the proposed time-base relative to the sampling clock requires
two transformations.
Firstly, real-world integrators integrate their input signals respect to
the physical time t, so they must be adapted to the proposed time-base.
143
Chapter 6. Influence of sampling clock jitter in Σ∆ modulators
x(t)

y[n]
clk(t)
fs dtfs dt
a1 a2
Pulse 
generatoryDAC(t)
Figure 6.5: Generic second order continuous-time Σ∆ modulator.
Let x1 and x2 be respectively the input and the output of an analog
integrator, as shown in Fig. 6.6(a). The relationship between these two
signals can be expressed through the well known differential equation:
dx2(t)
dt
= x1(t). (6.8)
In order to perform this integration respect to tr, equation (6.8) can be
modified applying the chain rule as follows:
dx2(tr)
dt
= dx2(tr)
dtr
dtr
dt
= x1(tr), (6.9)
which in combination with (6.5) results in
x2(tr) =
∫ (
1 + ej(tr)
)
x1(tr)dtr. (6.10)
Therefore, an integrator like that of Fig. 6.6(a) can be replaced with an
integrator preceded by a multiplication by the sampling time normalized
to the ideal sample time (1 + ej(tr)), as shown in Fig. 6.6(b).
x1(t)
dt
x2(t)
(a)
x1(tr)
dtr
x2(tr)
1+ej(tr)
(b)
Figure 6.6: (a) Model of an integrator in t respect to t. (b) Model of an
integrator in t respect to tr.
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In addition, any external signal has to be described using the proposed
time-base tr. If the input of the system x(t) is a cosine wave of amplitude
A and frequency ft0 like
x(t) = A · cos
( ∫
2pift(t)dt
)
, where ft(t) = ft0, (6.11)
we can apply a procedure similar to the one used to obtain (6.10) to
rewrite equation (6.11) as:
x(tr) =A · cos
 ∫ 2pift(tr)dtr
, (6.12)
where ft(tr) =
(
1 + ej(tr)
)
ft0.
In other words, clock jitter also modulates the frequency of the input
tone. This effect is the representation on the relative time-base of the
signal degradation due to the non-uniform sampling that the non-ideal
clock implies.
The other external signal in the system taken as case study is the
sampling clock which, as explained before, results in a square wave of
constant period Ts0 when referred to tr. Fig. 6.7 illustrates how the sys-
tem of Fig. 6.5 can be described using the proposed projection. This
model is a theoretical analysis tool that can be used to study the mod-
ulator assuming constant sampling period, independently of the jitter
power and spectral shape. Moreover, system-level simulations benefit
from the simplicity of this model without compromising accuracy.
x(tr)

y[n]
clk(tr)
fs dtrfs dtr
a1 a2
Pulse 
generatoryDAC(tr)
1+ej(tr) 1+ej(tr)
Figure 6.7: Generic second order continuous-time Σ∆ modulator de-
scribed respect to tr
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Fig. 6.8 shows the output spectra of two modulators simulated using
a behavioral model. The first spectrum, Y , is obtained simulating the
system of Fig. 6.5 with a1 = 1, a2 = 3/2, and the signal x(t) = 0.01 ·
sin (2pitfs/512) applied to the input. Period jitter (ej[n]) is a zero-mean
normally distributed random sequence (flat spectral distribution) whose
standard deviation equals 0.01. The second spectrum, Yr, is the output
of the equivalent system shown in Fig. 6.7, on which the sampling clock
is ideal and the input signal is as described in (6.12). It can be observed
that the result of both simulations is identical.
Figure 6.8: Output spectra of the systems shown in Figs. 6.5 (Y )
and 6.7 (Yr).
6.3 Application to CT-Σ∆modulators with
NRZ DACs
In this section we present how the model introduced in Section 6.2 can
be used to analyze the effects of clock jitter in a CT-Σ∆ modulator with
NRZ DACs.
Lets consider the system of Fig. 6.5, on which the pulse generator is
a zero order hold. This system can be transformed into the one shown
in Fig. 6.9 after splitting the input signal path and both feedback loops
and changing the time-base of the integrators (as shown in Fig. 6.6(b))
and external signals. For a sinusoidal wave of amplitude A and constant
frequency ft, the input tone can be referred to tr by adding an error
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x(tr) 
y[n]
clk(tr)
fs dtrfs dtr
a1 a2
Pulse 
generatoryDAC(tr)
nj1(tr) nj2(tr)
fs dtrfs dtr
nj3(tr) nj4(tr)
fs dtr
nj5(tr)
v2(tr)
v4(tr)
vs(tr)
nx(tr)
x0(tr)
vQ(tr)
Figure 6.9: Alternative representation of the system of Fig. 6.7.
signal nx(tr) to the ideal sinusoid x0(tr) as follows:
x(tr) = x0(tr) + nx(tr), (6.13)
where x0(tr) = A · cos
( ∫
2pift0dtr
)
.
The modulation of the integrators gains can also be expressed as the
addition of an error signal at the input of each integrator. Therefore, we
can identify five additional sources of noise: the error of both integrators
due to the input signal (nj1 and nj2), the error of both integrators due to
the first DAC (nj3 and nj4), and the error of the second integrator due
to the second DAC (nj5). These errors are described by the following
expressions:
nj1(tr) = x(tr) · ej(tr), (6.14)
nj2(tr) = v2(tr) · ej(tr), (6.15)
nj3(tr) = a1 · yDAC(tr) · ej(tr), (6.16)
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nj4(tr) = v4(tr) · ej(tr), (6.17)
nj5(tr) = a2 · yDAC(tr) · ej(tr), (6.18)
where yDAC(tr) is the continuous-time signal resulting of passing the
output sequence through a zero-order hold, and v2(tr) and v4(tr) are:
v2(tr) = fs
∫ (
x(tr) + nj1(tr)
)
dtr, (6.19)
v4(tr) = a1 · fs
∫ (
yDAC(tr) + nj3(tr)
)
dtr. (6.20)
In order to compare these noise sources with the input signal, we can
calculate the input referred equivalent as follows:
Nj∗k−IR(s) =
Njk(s)VSin(s)Njk(s)

∗
·
VSin(s)
X(s)

−1
, (6.21)
where VSin(s)/Njk(s) is the transfer function from the kth noise source to
the input of the sampler, VSin(s)/X(s) is the transfer function from the
input of the modulator to the input of the sampler, and the operator (·)∗
represents sampling with aliasing [87]. Note that the Laplace transform
has to be referred to the time-base relative to the sampling period.
On one hand, nj1 and nj3 are the errors injected at the input of the
first integrator, so they can be referred to the input as:
Nj∗1−IR(s) =
Nj1(s) · f 2ss2

∗
·
 s2
f 2s
, (6.22)
Nj∗3−IR(s) = −
Nj3(s) · f 2ss2

∗
·
 s2
f 2s
. (6.23)
On the other hand, the noise produced by the second integrator can
be referred to the input as follows:
Nj∗2−IR(s) =
Nj2(s) · fss

∗
·
 s2
f 2s
, (6.24)
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Nj∗4−IR(s) = −
Nj4(s) · fss

∗
·
 s2
f 2s
, (6.25)
Nj∗5−IR(s) = −
Nj5(s) · fss

∗
·
 s2
f 2s
. (6.26)
The system of Fig. 6.9 has been simulated using a behavioral model
with the same parameters as in Fig. 6.8. Fig. 6.10 shows the result of
averaging the spectra obtained in 16 simulations.
It can be observed that the six noise sources described before are
not necessarily independent. Fig. 6.10(a) shows how Nj∗2−IR(f) is par-
tially counterbalanced by Nj∗4−IR due to the similarities between v2(tr)
and v4(tr) for medium and high input levels. Likewise, Nj∗1−IR is also
partially compensated by N ∗i − IR at very low frequencies, as shown in
Fig. 6.10(b). Note that different system parameters, input signals, and
spectral distribution of ej may result in different correlations between
noise signals.
The output spectrum of the modulator is presented in Fig. 6.10(c),
together with the resulting four noise contributors. The output spec-
trum is overlapped at low frequencies with Nj∗3−IR, which is clearly the
dominant noise source at low frequencies.
6.4 Application to a CT-Σ∆ modulator
with SC based feedback DACs
Different shapes of feedback pulses have been proposed to overcome the
limitations of NRZ DACs [88]. A popular topology that improves jitter
sensitivity is the switched-capacitor (SC) based feedback DAC [59]. As
the feedback pulse is controlled by charging and discharging a capacitor,
the amount of charge injected to the integrator is made nearly inde-
pendent of the sampling period. In this section we illustrate how the
proposed time-base projection can be applied to a second order CT-Σ∆
with SC-based DACs, on which the feedback pulse follows:
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(a)
(b)
(c)
Figure 6.10: Spectra of different signals of the system of Fig. 6.9 with
NRZ DACs. (a) Correlation between noise sources in the second integra-
tor. (b) Correlation between input error and noise in the first integrator.
(c) Output spectrum and main noise contributors.
yDAC(t) = y[n] · e
−(t−tn)
RC , tn ≤ t ≤ tn+1, ∀n ∈ Z. (6.27)
Fig. 6.11 illustrates how the time contraction/elongation due to the
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time-base change can be seen as the modulation of the discharge time
constant. Therefore, the feedback pulse can be described in the projected
time-base as follows:
tk tk+1 tk+2
t
k·Ts0
yDAC(tr) tr
(k+1)·Ts0 (k+2)·Ts0
yDAC(t)
trnpx(tr)
τ  = RC
τ  = RC/(1+ej[k])
Figure 6.11: Signals related to the operation of an ideal SC-based DAC
in presence of clock jitter
yDAC(tr) =y[n] · e
−(tr−tn)(1+ej [n])
RC , (6.28)
tn ≤ tr ≤ tn+1, ∀n ∈ Z.
We can model the variability of the time constant as the addition of
the error signal npi, which can be defined as:
npi(tr) =y[n]
e−(tr−tn)(1+ej [n])RC − e−(tr−tn)RC
, (6.29)
tn ≤ tr ≤ tn+1, ∀n ∈ Z.
The systems of Figs. 6.5 and 6.9 have been simulated using a SC-based
pulse generator and the same input signal. In this case, the sequence
ej[n] is a high-pass filtered signal (i.e., we assume that the clock is synthe-
sized using a PLL) with 0.01 of standard deviation. Fig. 6.12(a) shows
the output spectrum of Fig. 6.5 (Y ), which as expected is equivalent to
the output of Fig. 6.9 (Yr). In addition to slight differences at high fre-
quencies due to the different shape of feedback pulse, it can be observed
that noise at low frequencies is considerably lower than in Fig. 6.10, and
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Nj∗1−IR +Nx is now the main contributor. This happens because Np∗k−IR
(npk referred to the input) counterbalances Nj∗3−IR and Nj∗5−IR, as shown
in Fig. 6.12(b).
(a)
(b)
Figure 6.12: Spectra of different signals of the system of Fig. 6.9 with
SC-based DACs and high-pass filtered jitter. (a) Correlation between
noise sources. (b) Output spectrum and main noise contributors.
6.5 Conclusion
In this chapter we present a modeling methodology that simplifies the
study of the effects of clock jitter in the performance of CT-Σ∆M. The
proposed method is based on projecting all the signals and operations
over a time-base relative to the sampling period. The resulting model
is completely equivalent to the original system, and it can be analyzed
assuming constant clock rate without loss of accuracy. As an example,
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we have used the time-base projection to model and simulate two CT-
Σ∆ modulators. Nevertheless, this method is potentially advantageous
to analyze the influence of clock jitter in other topologies that can not
be easily analyzed using existing approaches, such as oscillator-based
converters or band-pass modulators.
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Experimental results
155

CHAPTER 7
Chip 1: Second-order
oscillator-based Σ∆ modulator with
multi-bit PRIs
7.1 Introduction
This chapter describes the design and implementation of a second-order
oscillator-based Σ∆ modulator. The main objective of this prototype is
to test the feasibility of the modulator architectures introduced in Chap-
ter 4. The proposed modulator has been designed for audio applications,
aimed at digitizing the signal generated by analog MEMS microphones,
as shown in Fig. I.2(b). The ASIC has been implemented in 0.13 µm
CMOS technology, which is a node frequently used for this kind of ap-
plications due to its low fabrication costs. Our requirements are not the
common specifications of microphone readout circuits, which typically
demand dynamic ranges higher than 100 dB-A [3]. Instead, given that
the primary objective of this chip is the study of this new architecture,
we have targeted a dynamic range slightly lower (93 dB-A).
The proposed system consists of two phase referenced integrators,
each based on the combination of a current-controlled oscillator (CCO1
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and CCO2) with an up-down counter (UDC1 and UDC2), interconnected
as described in Section 4.4. The single-bit output of the modulator is
generated by a digital comparator driven by a 10 MHz sampling clock.
Although lower sampling rates are more common in MEMS microphones
(typically in the range between 700 kHz and 5 MHz [2]), emerging in-
terfaces like MIPI SoundWire R© tolerate sampling frequencies up to a
few tens of MHz. Given that the center frequencies of both oscillators
(97.5 MHz and 200 MHz respectively) are significantly higher that the
sampling rate, both UDC1 and UDC2 require several tenths of states.
We have resorted to logic synthesis tools to implement most of the digital
circuit which, as explained in Chapter 4, may present several challenges.
In addition to the development of novel high-order oscillator-based
modulators, the secondary objective of this integrated circuit is the val-
idation of part of the noise calculations presented in Chapter 5. There-
fore, the output of the first oscillator will be connected to an output pad,
in order to facilitate the measurement of phase noise.
7.2 System-level design
Figure 7.1 shows the simplified block diagram of the proposed oscillator-
based ADC, which operates as a second order Σ∆ modulator. This
converter consists of two phase referenced integrators, whose intercon-
nection is performed using a multi-bit bus (from UDC1 to DCO2). In
order to simplify the digital circuitry that performs the discrete-time
feedback integration, this modulator is based on a single-bit quantizer.
For simplicity, the output bitstream is generated by a digital single-bit
quantizer, whose output is ‘0’ or ‘1’ depending on if the output of UDC2
is respectively below or above an arbitrary threshold. In consequence,
only two different values can be subtracted to each up-down counter.
Table 7.1 summarizes the key parameters of the system described in
Fig. 7.1.
Both the VCO of the first stage and the DCO of the second stage
consist of an oscillator driven in current. On one hand, CCO1 is con-
trolled by a transconductance gm, which generates a current dependent
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UDC1CCO1 CCO2
vin(t)
IDAC
UDC2
clk(t)
Register
D1() D2()
clkd(t)
y[n]
DCO2
clkd(t)
gm
VCO1
Figure 7.1: Simplified block diagram of the proposed second-order
oscillator-based Σ∆ ADC with multi-bit interconnections.
Table 7.1: Parameters of the proposed oscillator-based ADC.
Parameter Value Parameter Value
KVCO -800 MHz/V KDCO 2.9 MHz/code
fVCO0 97.5 MHz fDCO0 200 MHz
D1(0) 8 D2(0) 10
D1(1) 12 D2(1) 30
d1 4 d2 20
fs 10 MHz Input full-scale ±21.6 mV
Td 5 ns AOP 121 dBSPL
on the input voltage. The center oscillation frequency of this oscillator
is fVCO0 = 97.5 MHz, and the gain is KVCO = -800 MHz/V. The cho-
sen gain is negative in anticipation of the transconductor architecture
which, as will be described in Section 7.3.1, produces an inversion. On
the other hand, CCO2 is driven by a 64-element current DAC (IDAC),
whose control signals are generated by the first up-down counter. The
center oscillation frequency of the DCO2 is fDCO0 = 200 MHz, and the
gain is KDCO = 2.9 MHz/code.
The value of both UDCs is decreased on each rising edge of clkd,
which is the system clock (clk) with a delay of Td = 5 ns. This delay
guarantees that the output is stable before the feedback integration is
performed. The values subtracted to UDC1 are 8 for y = ‘0’ and 12 for
y = ‘1’. In the case of UDC2, the values subtracted during the feedback
integration are respectively 10 and 30. This combination of oscillation
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frequencies, gains, and digital values has been determined following the
procedure described in Section 4.4.
Figure 7.2 shows the output spectrum result from a behavioral sim-
ulation of the proposed system for a 1 kHz -20 dBFS input tone. The
SNDR measured is 68.27 dB, which increases up to 73.75 dB-A after
A-weighting.
Figure 7.2: Output spectrum of a behavioral simulation for a 1 kHz
-20 dBFS input tone.
7.3 Circuit-level design
7.3.1 Voltage-controlled oscillator
Figure 7.3 depicts the schematic of VCO1, whose core is a current-
controlled 5-stage ring oscillator. The control current is generated us-
ing a PMOS current source, whose gate voltage is externally generated.
This transconductor topology is very sensitive to process and temper-
ature variations, and it introduces distortion for large input voltages.
Although this is not the optimal solution for a marketable product, it
offers a versatility useful for a test chip.
Table 7.2 describes the dimensions and the values of the main tran-
sistors and components that make up the VCO. Figure 7.4 shows the
simulated relationship between the oscillation frequency and the input
voltage. Using this set of parameters, the nominal oscillation frequency
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Figure 7.3: Proposed 5-stage current-controlled ring oscillator driven by
a PMOS current source.
is reached when the input voltage is Vin = 567 mV, which implies that
the drain current of M1 is 58 µA. Under these conditions, the voltage
levels of the oscillator phases are between 0 mV and 700 mV. Therefore,
a buffer is required to generate an square oscillation compatible with
digital circuitry. The proposed buffer consists of a coupling capacitor
followed by three CMOS inverters, the first of them linearized with a
feedback resistor.
Table 7.2: Components of the VCO shown in Fig. 7.3.
Device W L
M1 48 µm 1.2 µm
M2-6 40 µm 400 nm
M7-11 20 µm 400 nm
Device Value
C1 50 fF
R1 40 kΩ
As mentioned in the introduction, the secondary objective of this
test chip is to verify the input referred phase noise model described in
Chapter 5. Therefore, the output of the VCO must be visible from the
outside through one of the output pads. In order to minimize potential
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Figure 7.4: Simulated VCO oscillation frequency against input voltage.
interferences, the output of the VCO has been connected to an asyn-
chronous frequency divider composed of three D-type flip-flop connected
in cascade. Therefore, the oscillation frequency of the signal transmitted
through the pads is divided by 8 (i.e., approximately 12 MHz for nominal
conditions). Figure 7.5 shows the simulated phase noise at the output
of the frequency divider, which will be taken as reference in Section 7.4.
Figure 7.5: Simulated phase noise obtained after the frequency divider.
7.3.2 Digitally-controlled oscillator
The proposed digitally controlled oscillator is the combination of a multi-
bit current DAC and a 5-stage current-controlled ring oscillator, as
shown in Figure 7.6. Table 7.3 summarizes the dimensions of the tran-
sistors that compose the DCO.
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Figure 7.6: Proposed digitally controlled oscillator. (a) Multi-bit current
DAC. (b) 5-stage current-controlled ring oscillator.
The IDAC is based on the reference current Iref (of approximately
830 nA) provided by a bandgap circuit. This current is halved and
copied to 126 elements (MCS1-CS126), which can be enabled and disabled
with the switches (MSW1-SW126). The resulting current is copied and dou-
bled by the current mirror (MCM1-CM2), whose output current is directly
injected to the CCO. From the 126 elements, 64 are connected to the
output of UDC1 whereas the remaining 62 are reserved for trimming
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Table 7.3: Components of the DCO shown in Fig. 7.6.
Device W L
MCM1 144 µm 12 µm
MCM2 288 µm 12 µm
MSW1-SW126 2 µm 400 nm
MCS0 4 µm 6 µm
MCS1-CS126 2 µm 6 µm
M1-5 12.5 µm 400 nm
M6-10 5 µm 400 nm
purposes. The trimming elements are grouped in 5 clusters (of 32, 16, 8,
4, and 2 elements), which are controlled by 5 bits. In the nominal case,
26 elements are enabled providing a current of approximately 21.6 µA.
Figure 7.7 shows the simulated IDAC current for 65 possible input codes.
Figure 7.7: Simulated IDAC current against digital code.
The current controlled oscillator depicted in Figure 7.6(b) consists of
a 5-stage ring of CMOS inverters, whose delay depend on the current
generated by the IDAC. Figure 7.8 displays the relationship between the
input code and the CCO oscillation frequency. It can be observed that
for the oscillation frequency reached for null input is 209 MHz, which
is slightly higher than the target nominal frequency (200 MHz). Never-
theless, simulations show that this difference does not have a significant
impact on the system performance.
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Figure 7.8: Simulated CCO oscillation frequency against digital code.
7.3.3 Digital circuitry
Both UDCs have been implemented based on a semi-custom design flow
using Cadence R©. Figure 7.9 depicts the simplified schematic of the im-
plemented UDC1, which consists of two digital accumulators. The first
accumulator is driven by the output of CCO1 (w), and increases its value
in 1 unit each CCO1 rising edge. On the other hand, the second accu-
mulator is driven by the delayed clock (clkd), and its value is increased
on D1(0) = 8 or D1(1) = 12, depending on the ADC output (y). The
value of both accumulators is combined through a synchronization logic,
which periodically decreases the values of both accumulator to avoid
their saturation. The difference between the two accumulators is pro-
cessed using a rotatory algorithm, which generates the 64 control signals
for the current DAC of the second stage mimicking the operation of the
DWA algorithm described in Fig. 4.7(b).
The second up-down counter is considerably simpler because it is
directly connected to a single-bit clocked quantizer. On one hand, given
that the output of UDC2 is not used to control a multi-bit DAC, there
is no need for a rotatory algorithm. On the other hand, the output of
both accumulators does not need to be continuously combined, and the
subtraction can be performed at the end of the sampling period, using
the system clock.
Unfortunately, circuit-level simulations revealed a malfunction in the
operation of the complete system. Figure 7.10 shows the output spec-
165
Chapter 7. Chip 1: Second-order oscillator-based Σ∆ modulator with multi-bit PRIs
w
Accumulator
Accumulator
D1(0)
D1(1)
clkdy
1
Synchronization logic
M
U
X
Rotatory 
Algorithm
···
PRI1<63>
PRI1<62>
PRI1<61>
PRI1<60>
PRI1<3>
PRI1<2>
PRI1<1>
PRI1<0>
Figure 7.9: Simplified diagram of the proposed UDC1.
trum result from a simulation of the proposed system for a 5 kHz -20 dBFS
input tone. Note that the simulated noise spectral density shows only
first order noise shaping, and the distortion is unexpectedly high for the
input amplitude used. The resulting SNDR and SNR are respectively
34.68 dB and 52.54 dB, which are considerably below the target per-
formance obtained in the system-level simulation of Fig. 7.2. Further
simulations have shown that the loss of performance has its origin in the
wrong operation of both UDCs, in spite of the efforts devoted to design
up-down counters robust against synchronization problems.
7.4 Experimental results
The proposed oscillator-based second order Σ∆ modulator has been fab-
ricated in 130 nm standard CMOS technology. However, given that we
were not able to fix the malfunction in the digital circuitry before the
tape out to fabrication, the resulting test chip has been used to verify the
input referred phase noise model described in Section 5.2.2. Figure 7.11
depicts the die micrograph of this chip.
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Figure 7.10: Output spectrum of a circuit-level simulation for a 5 kHz
-20 dBFS input tone. Unexpected distortion and loss of second order
noise shaping reveal a malfunction in the operation of the up-down coun-
ters.
Figure 7.11: Die micrograph.
Figure 7.12 illustrates the experiment carried out based on the proto-
type fabricated. The idea is to measure the spectrum of the oscillation
using an spectrum analyzer, whose output is processed applying the
input referred phase noise equations. The resulting noise is compared
to output of an XOR-based F2D converter emulated in MATLAB R©.
The sampling frequency must be high enough to keep quantization noise
(which in this case show first order noise shaping) below the contribution
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of phase noise at low frequencies. In this case, the sampling frequency
chosen is 1 GHz. Due to equipment limitations, the spectral character-
istics below 1 kHz can not be accurately captured. In consequence, we
have analyzed the noise in the band from 5 kHz to 50 kHz instead of in
the audio band.
Frequency 
divider /8
CCO1
vin(t) gm
VCO1
wdiv(t)
Spectrum 
analyzer
IRPN 
calculation
Comparison
Emulated in MATLAB® 
Figure 7.12: Experiment overview.
Firstly, the oscillation frequency response has been characterized by
a DC sweep at the VCO input, as shown in Figure 7.13. Note that
measured oscillation frequencies are slightly below the simulated fre-
quencies (see Fig. 7.13) divided by 8, due to the influence of parasitics
and process variations. We have taken 12 MHz (i.e., 96 MHz before the
divider) as center oscillation frequency, which is reached when the input
signal is 500 mV. The gain of the VCO can be obtained from this plot
by calculating the slope of this graph around the point (vin = 500 mV,
f0 = 12 MHz). In this case the absolute value of the slope is about
KVCO = -76.4 MHz/V, what leads to kd = -6.4 V−1.
After this, the oscillator has been connected to a frequency stabiliza-
tion loop, as shown in Figure 7.14. We have used the phase and frequency
comparator available in the commercial integrated circuit 74HC4046A
(PC2 output). This loop, whose bandwidth is well below the band of
interest, keeps the oscillation frequency centered at 12 MHz compen-
sating any undesired slow frequency drift, and enabling more accurate
measurements of Sw(f) with a spectrum analyzer.
This test fixture has been used to measure and calculate the graphs
presented in Figure 7.15. Figure 7.15(a) shows the spectrum of the
oscillation around f0, which has been used to estimate the phase noise
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Figure 7.13: Measured oscillation frequency vs. input voltage.
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Figure 7.14: Test fixture for phase noise measurements.
depicted in Figure 7.15(b) by applying equation (5.4). Note that the
result is very close to the simulated phase noise shown in Fig. 7.5, except
for the unexpectedly high noise around 20 kHz. Input referred phase
noise is calculated by applying equation (5.11) to the measured phase
noise.The result is presented in Figure 7.15(c) together with the PSD of
the output of the ADC properly scaled by the inverse of the ADC gain.
Equation (5.13) can be used to calculate the SNR due to phase noise.
We take as example a 0.55 mVpeak input tone and a band of interest from
5 kHz to 50 kHz. The noise power obtained by numerically integrating
Sr(∆f) across this band is 11.6 µV2, and therefore the SNR predicted is
41.16 dB.
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(a)
(b)
(c)
Figure 7.15: (a) Sv(f) measured with an spectrum analyzer; (b) Phase
noise derived from Sw(f); (c) Comparison between the IRPN calculated
from L(∆f) and the DFT of the measured ADC output.
After the idle channel measurement, the test fixture has been modi-
fied adding a balun transformer at the VCO input in order to inject a
modulating signal in the loop without modifying the conditions used in
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the previous measurement. A tone of 0.55 mVpeak at 15 kHz has been
added to the input of the VCO. Figure 7.16 shows the power spectrum
of the converter after applying the same post-processing than in the pre-
vious measurement. The SNR obtained from this test is 42.72 dB in
the bandwidth from 5 kHz to 50 kHz. Therefore, the deviation between
theory and simulation is less than 2 dB.
Figure 7.16: Power spectrum of the ADC output.
7.5 Conclusion
In this chapter we have designed a second-order oscillator-based Σ∆
modulator implemented in 0.13 µm CMOS technology. The proposed
chip consists of two oscillators connected to two multi-bit up-down coun-
ters. Feedback integration has been implemented using digital circuitry,
as described in Chapter 4. Given the complexity of the system, logic
synthesis tools have been used to implement both UDCs. Unfortunately,
digital circuitry shows a malfunction, and second-order noise shaping has
not been achieved. We believe that the malfunction has been caused by
an error in the logic synthesis process, which was not optimized for the
design of digital systems with multiple asynchronous clock signals, as
is the case of the UDCs described in Section 4.3. In order to prevent
these errors, we propose the design and implementation of a second-
order oscillator-based Σ∆ modulator using simpler single-bit up-down
counters. This implementation will be presented in Chapter 8.
On the other hand, the first VCO has been used to evaluate the
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accuracy of the calculations presented in Chapter 5, comparing its input
referred phase noise with its output spectrum. The difference between
the estimation of our theoretical model and computer simulations differ
from practical measurements in less than 2 dB, confirming the validity
of the analysis methodology.
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CHAPTER 8
Chip 2: Second-order
oscillator-based Σ∆ modulator with
single-bit PRIs
8.1 Introduction
In this chapter we address the redesign of the second-order oscillator-
based Σ∆ modulator described in Chapter 7. Given that the malfunc-
tion detected in the previous prototype has been linked to the complex-
ity of the multi-bit architecture and the logic synthesis methodology, we
have decided to implement a second-order oscillator-based Σ∆ modula-
tor with single-bit PRIs.
The proposed converter consists of two single-ended branches which
can be combined in a pseudo-differential architecture, making it com-
patible with both single-ended and differential capacitive MEMS micro-
phones. The sampling frequency is 20 MHz, which is potentially com-
patible with the MIPI SoundWire R© standard. The single-ended con-
figuration occupies an active area of 0.02 mm2 in standard 0.13 µm
CMOS technology, is powered at 1.8 V with a current consumption of
155 µA, and achieves an A-weighted dynamic range of 98 dB-A. The
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pseudo-differential configuration achieves 103 dB-A of A-weighted dy-
namic range, at the expense of doubling the area and power consump-
tion. The results presented in this chapter have been recently published
in [89].
8.2 System-level design
Fig. 8.1 depicts the block diagram of the proposed VCO-based second-
order Σ∆ modulator. The system consists of two single-ended branches,
each of them composed of a VCO, a DCO, two UDCs, and a feedback
generator (FB). For the sack of simplicity, in the following paragraphs
we focus on only one of the branches.
VCOp
Vinp(t)
UDC1p
CCOp
IDACp
DCOp
sv1p(t)w1p(t)
UDC2p
sv2p(t)w2p(t) FBp
yp[n]
clk(t)
VCOn
UDC1n
CCOn
IDACn
DCOn
UDC2n FBn
Vinn(t) sv1n(t)w1n(t) sv2n(t)w2n(t) yn[n]
fbp(t)
fbn(t)
Figure 8.1: Simplified block diagram of the proposed second-order
oscillator-based Σ∆ ADC with single-bit interconnections.
Similarly to the systems described in Chapters 3 and 4, the proposed
converter replaces classical integrators with phase referenced integrators.
However, there are two major differences between this modulator and the
previous test chip. On one hand, the output of both up-down counters
(i.e., UDC1 and UDC2) is single-bit, which can only take the values ‘0’
and ‘1’. In consequence, the digitally controlled oscillator has only two
possible oscillation frequencies. On the other hand, as a necessary con-
dition to keep all the interconnections single-bit, the values subtracted
to the up-down counters throught the feedback path are restricted to ‘0’
or ‘1’, depending on the modulator output (i.e., D1(y) = D2(y) = y).
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This eliminates the need for a complex logic function implementation
to subtract a variable amount to a multi-bit UDC. Instead, a feedback
generator can be used to generate a feedback only when the UDCs need
to be decreased (i.e., when the value sampled is ‘1’) and remain static
when the output is ‘0’. In consequence, the feedback input of the up-
down counters can be responsive to rising edges, and the need for a clock
signal is eliminated.
The input voltage controls the oscillation frequency of the VCO,
whose output is the FM signal w1(t). The center oscillation frequency is
f0 = 4.8 MHz and the oscillator gain is KVCO = 7.2 MHz/V (the relative
frequency deviation is kd = KVCO/f0 = 1.5 V-1). Assuming a maximum
input swing of ±320 mV (for 125 dBSPL), the oscillation frequency falls
then within the range of 2.5 MHz to 7.1 MHz. “UDC1” is a 1-bit up-
down counter, whose value is increased on each rising edge of w1(t) and
decreased on each rising edge of the feedback, fb(t). The output of this
UDC is fed into the second stage, which consists of a DCO and a second
UDC. The DCO consists of a current DAC (IDAC) followed by a CCO.
The CCO can oscillate at only two different frequencies: flow = 2.5 MHz
when UDC1 is ‘0’, and fhigh = 9.5 MHz when UDC1 is ‘1’. Therefore, we
can define the sensitivity of the DCO as KDCO = 7 MHz/code. Finally,
the output of UDC2 is sampled by FB, which also generates the feedback
pulse fb(t) with a delay of Td ≈ 2 ns. This delay is intentionally gener-
ated to ensure that the output value used to generate the feedback pulse
is stable. Table 8.1 summarizes the main parameters of the proposed
system.
This set of parameters has been chosen with two goals. On one hand,
these parameters must be chosen to place the poles and the zeros in the
correct position to achieve the target NTF and STF, as described in
Chapter 4. On the other hand, the appropriate selection of frequencies
and coefficients is required to avoid the saturation of the 1-bit UDCs.
The oscillation frequencies of both oscillators must be lower than the
sampling frequency in order to avoid that two rising edges of the same
oscillator are produced before a feedback pulse is generated to reset the
UDCs. In addition, given that a rising edge of the DCO is required
to generate the feedback pulse, fhigh must be kept above the maximum
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Table 8.1: Parameters of the proposed oscillator-based ADC.
Parameter Value Parameter Value
KVCO 7.2 MHz/V KDCO 7 MHz/code
fVCO0 4.8 MHz fDCO0 2.5 MHz
D1(0) 0 D2(0) 0
D1(1) 1 D2(1) 1
d1 1 d2 1
fs 20 MHz Input full-scale ±320 mV
Td 2 ns AOP 125 dBSPL
oscillation frequency of the VCO. Finally, equations (4.14) and (4.16)
must be taken into account to guarantee that the average value of y, sv1,
and sv2 is contained between 0 and 1.
Fig. 8.2 illustrates the behavior of one of the channels of this VCO-
ADC with the set of parameters proposed, considering Td ≈ 0 for sim-
plicity. At instant t1, the rising edge in w1(t) sets the output of the
UDC1 (sv1(t)) to ‘1’. When this happens, the frequency of the DCO
changes from flow to fhigh, so its phase (ϕDCO(t)) climbs at higher rate.
At t2 this phase reaches 2pi, which generates a rising edge on w2(t) and
therefore sv2(t) is set to ‘1’. At t3, the rising edge of the clock clk samples
φDCO(t)
w1(t)
sv1(t)
w2(t)
sv2(t)
y[n]
clk(t)
fb(t)
t
π 
2π 
t1 t2
t3
t4
Figure 8.2: State variables of one of the branches of Fig. 8.1.
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for first time when sv2(t) = 1, generating a short pulse in fb(t) which
clears both UDCs. This sets the oscillation frequency of the DCO back
to flow until t4, the next rising edge of w1(t).
Figs. 8.3 and 8.4 show the result of behavioral simulations of the
proposed system for two different input signals assuming ideal condi-
tions. Second order noise shaping is clearly visible in both single-ended
and pseudo-differential configurations. Simulations shown in Fig. 8.3
have been computed applying a -20 dBFS input tone at 1 kHz. The
SNDR obtained in the single-ended converter (Fig. 8.3(a)) in 20 kHz is
81.4 dB, which increases up to 88 dB-A using A-weighting. In the case
of the pseudo-differential converter (Fig. 8.3(b)), the SNDR is 83.8 dB
(a)
(b)
Figure 8.3: Simulated spectra for an input signal of -20 dBFS at 1 kHz.
(a) Single-ended converter. (b) Pseudo-differential converter.
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(90.4 dB-A). Fig. 8.4 shows the simulated spectra of both configurations
for a -6 dBFS and 20 kHz input tone. The SNR obtained from these
simulations is respectively 93.3 dB and 95.9 dB.
(a)
(b)
Figure 8.4: Simulated spectra for an input signal of -6 dBFS at 20 kHz.
(a) Single-ended converter. (b) Pseudo-differential converter.
However, the performance obtained by simulation is difficult to achieve
in silicon due to the nonidealities mentioned in Section 4.5. Firstly,
the nonlinear relationship between the input voltage and the oscilla-
tion frequency of the first oscillator injects distortion, which limits the
SNDR for large input signals. This is a major disadvantage in sev-
eral applications, and makes mandatory the use of linearity correction
techniques [20, 90, 91]. However, as explained in appendix A, audio ap-
plications typically tolerate a certain level of distortion for very large
input signals. Therefore, the target levels of linearity may be reached
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without any distortion compensation mechanism. In addition to distor-
tion, phase noise may also limit the resolution of the VCO-ADC for any
input amplitude. Although both the VCO and the DCO generate phase
noise, the phase fluctuations produced by the VCO of the first stage
typically dominate over the phase noise generated at the second stage,
given that any noise injected into the second stage is high-pass filtered
by the system loop.
Another important nonideality that must be considered is the jitter
of the sampling clock which, as explained in Section 4.5, is the random
variation of the sampling period. The impact of clock jitter in the perfor-
mance of the system is strongly dependent on the modulator topology,
specially on the feedback mechanism. Given that in this VCO-based
Σ∆ modulator the integration of the feedback is done in discrete time,
the proposed system shows better tolerance to clock jitter than classical
CT Σ∆ with continuous time feedback integration. Fig. 8.5 shows the
SNDR of the proposed system at -20 dBFS for different values of clock
jitter. It can be observed that the SNDR is almost constant up to a
jitter standard deviation of 1% of the ideal sampling period (Ts).
Figure 8.5: Simulated SNDR at -20 dBFS for different values of clock
jitter standard deviation referred to the ideal sampling period.
Finally, metastability may be a problem in the digital circuitry due to
the non-synchronization between the oscillators and the sampling clock.
On one hand, both UDCs have two inputs: the feedback pulse which
is synchronized with the sampling clock, and the oscillation which is
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asynchronous. The potential conflict arises when a rising edge happens
in both inputs almost simultaneously. The UDC must be capable of
handling this situation (at least in the wide majority of the cases), so
both edges are properly taken into account. On the other hand, the
feedback generator also has two inputs: the sampling clock, and the
output of the UDC2 whose rising edges are asynchronous while the falling
edges are synchronized with the feedback pulse and therefore with the
sampling clock.
8.3 Circuit-level design
8.3.1 Voltage-controlled oscillator
As stated before, the VCO of the first stage deserves special attention
because it performs the critical voltage-to-frequency conversion of the
input signal, which sets the limit in the maximum achievable resolution
of the ADC. Fig. 8.6 shows the proposed VCO, which is composed of a
3-stage single-ended voltage-controlled ring oscillator followed by a buffer
and a level-shifter. As mentioned before, ring oscillators are widely used
in VCO-ADCs [27, 46, 48] due to their sensitivity and low phase noise.
Vin
M1 M2 M3
M4 M5 M6
M7
M9
M8
M10
1.8 V
ϕ2
Dummies
w
Level shifter
ϕ3 ϕ1
ϕ2
ϕ3
Vin
Figure 8.6: Proposed 3-stage single-ended voltage-controlled ring oscil-
lator.
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Another advantage of these oscillators is that they can be used in multibit
configurations using the multiple phases of the ring. However, given that
our priority is simplifying the digital circuit that follows the oscillator,
we only use one of the outputs of the ring oscillator. Table 8.2 shows
the dimensions of the transistors used in this circuit.
Table 8.2: Components of the VCO shown in Fig. 8.6.
Device W L
M1 - M3 72 µm 8 µm
M4 - M6 48 µm 8 µm
M7 - M8 1 µm 400 nm
M9 - M10 4.8 µm 400 nm
With these dimensions, the target oscillation frequency and gain (i.e.,
f0 = 4.8 MHz and KVCO = 7.2 MHz/V) are reached when the DC in-
put voltage is 1.1 V for nominal conditions. However, temperature and
process variations alter the oscillation frequency for a given DC input
voltage. Monte Carlo simulations show that the standard deviation of
the oscillation frequency at 1.1 V is approximately 250 kHz. Very high
oscillation frequencies may result in the saturation of UDC1 for high
input levels. In contrast, lower oscillation frequencies imply lower VCO
sensitivity, which attenuates the input signal (see Figure 4.16). More-
over, lowering the VCO frequency increases the power of PFM harmon-
ics, which may degrade the performance of the modulator. System-level
simulations have been used to check that the converter tolerates a vari-
ation of ±1 MHz (4σ) without significant loss of performance.
One of the phases of the ring oscillator (φ1) is taken as the main out-
put, and it is connected to a couple of inverters to square the oscillation.
The amplitude of this oscillation depends on the supply of the invert-
ers, so a level shifter is required to obtain an oscillation level compatible
with the digital circuitry whose supply voltage is 1.8 V. The other two
outputs of the ring oscillator, φ2 and φ3 are connected to dummy in-
verters in order to maintain the symmetry of the oscillator. The current
consumption of the VCO (including inverters and level-shifter) is 75 µA
at the center frequency.
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8.3.2 Digitally-controlled oscillator
The DCO of the second stage can oscillate only at flow ≈ 2.5 MHz or
fhigh ≈ 9.5 MHz, which has two interesting features: firstly, the oscil-
lator is intrinsically linear because it can only oscillate at two different
frequencies; secondly, given that these two frequencies are very differ-
ent, the error introduced by random phase fluctuations (including power
supply noise and the intrinsic phase noise of the oscillator) is in compar-
ison small, and has less impact on the resolution of the ADC. However,
given that the output of the first UDC consists of pulses which can be
very short, the voltage-to-frequency response of the DCO must be fast
enough to properly respond to these pulses, as was shown in Fig. 8.2.
Note that errors introduced after the first integrator (VCO1) are high-
pass filtered due to the system loop. Among many others possibilities,
one solution is the combination of a 1-bit current DAC followed by the
current-controlled oscillator (CCO) shown in Fig. 8.7.
The IDAC of Fig. 8.7(a) has a current source (M3 and M6) which
drives 5 µA into the output. In addition, another current source (M2
and M5) generates 15 µA which is routed through an analog multiplexer
(M7 −M10). When the control signal sv1 is low, this current is thrown
away through the resistor R4 to maintain the current source properly
biased. When sv1 is high, the current is added to the output, so the
total output current is 20 µA. The resistive voltage divider composed
of R1 and R2 is used to generate the voltage reference for the cascodes
(vb2). Furthermore, R1 generates a reference current of 5 µA, which in
combination with M1 and M4 generates the voltage vb1.
The CCO, shown in Fig. 8.7(b), is a relaxation oscillator in which
two capacitors are alternately charged and discharged. When φA = φB
= 1, the current provided by the IDAC is used to charge the capacitor
C1 through M2 and M4, while C2 is cleared by M5. When the voltage
of C1 reaches the threshold voltage of the inverter to which it is con-
nected (approximately 0.9 V), the set-reset (SR) flip-flop is toggled and
the capacitors C1 and C2 exchange roles. Note that the output of this
oscillator is digital without the need for a level-shifter. Using capacitors
of 250 fF, the oscillation frequencies obtained are flow ≈ 10 MHz and
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Figure 8.7: Proposed digitally controlled oscillator. (a) 1-bit current
DAC. (b) Current-controlled oscillator.
fhigh ≈ 38 MHz, which have been divided by four with a frequency di-
vider composed of two T-type flip-flops in cascade to obtain the target
values. The total current consumed by the DCO, taking into account
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the biasing circuit and the digital circuitry, is 55 µA.
Table 8.3: Components of the IDAC shown in Fig. 8.7(a).
Device W L Device Resistance
M1, M3, M5, M6 2.4 µm 800 nm R1 220 kΩ
M2, M5 7.2 µm 800 nm R2 140 kΩ
M7 - M8 1 µm 400 nm R3 240 kΩ
M9 - M10 2.5 µm 400 nm R4 40 kΩ
Table 8.4: Components of the CCO shown in Fig. 8.7(b).
Device W L
M1, M2, M5, M6 1 µm 400 nm
M3, M4 2.5 µm 400 nm
Device Capacitance
C1,C2 250 fF
8.3.3 Digital circuitry
Appart from the two oscillators described in the previous subsections,
each single-ended branch requires two UDCs and a feedback generator.
The schematic of the UDCs is shown in Fig. 8.8. It can be observed that
it is, in essence, similar to the phase and frequency comparator that can
be found in some PLLs. Two D-type flip-flops FF1 and FF2 are set to ‘1’
by rising edges on inputs w and fb respectively. When both flip-flops are
‘1’, FF3 resets the flip-flops as shown in Fig. 8.9. This circuit behaves
as a two-bit up/down counter whose output is a thermometric code. As
stated in Section 8.2, with the set of frequencies chosen the counter only
needs one bit, and therefore output “P0” has not been used. System-
level simulations have been run to check that neither of the UDCs gets
saturated for any input level in the range of interest. This is similar to
the simulations that are run in classical CT-Σ∆ modulator to estimate
the size of the state variables. A potential source of errors is related to
the pulse generated by FF3 to reset the other two flip-flops. While this
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signal is active (low), neither FF1 nor FF2 can react to rising edges on
their respective clock input ports. The duration of this pulse is set by
the logic circuit that accompanies FF3, which ensures that the pulse is
long enough to reset both FF1 and FF2. Circuit-level simulations show
that the duration of this pulse is between a 600 ps and 1.4 ns, depending
on temperature and process variations. We have checked by means of
system-level simulations that the errors caused by receiving a rising edge
in any of the inputs while flip-flops are being reset is not a significant
a noise source compared to other dominant noise sources, such as the
phase noise of the first oscillator.
D
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Q
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FF3
w
fb
P1
Qp
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R
Qn
Figure 8.8: UDC diagram.
The feedback generator is depicted in Fig. 8.10. The first flip-flop
(FF1), samples the output of the UDC2 (sv2) and generates the output
bitstream (y). The second flip-flop (FF2) samples the output with the
clock delayed about 2 nanoseconds (clkd), and sends a pulse through fb
every time it samples a ‘1’. Note that this delay of 2 ns corresponds to the
parameter Td of Fig. 4.16. Fig. 8.11 describes the behavior of this circuit.
In this case, FF1 may be sensitive to metastability because sv2 and clk
are not synchronized. However, the delay between clk and clkd ensures
that signal y is stable before it is sampled by FF2, so metastability
errors are improbable. This has been checked by extensive circuit-level
simulation.
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Figure 8.9: UDC behavior.
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Figure 8.10: Feedback generator schematic.
8.4 Experimental results
The proposed second order VCO-based Σ∆ modulator has been fab-
ricated in 130 nm standard CMOS, resulting in the integrated circuit
shown in Fig. 8.12. Each single-channel modulator is laid out over the
white rectangles marked in the die photo, which have a size of 330 µm x
100 µm. This area includes supplementary circuitry for testing purposes,
but the active area of the chip occupies 0.02 mm2 for each single-channel
modulator and 0.04 mm2 for the pseudo-differential converter. Each
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Figure 8.11: Feedback generator behavior.
channel has a pad for the input voltage, another for the output data bit-
stream, and two multiplexed digital test pads to monitor internal signals,
such as the outputs of the oscillators and the UDCs.
Figure 8.12: Die micrograph with dimensions.
The measured oscillation frequency for a 1.1 V of input DC voltage
was slightly below the values obtained by simulation, and we had to
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increase the DC level to 1.16 V in order to reach the nominal center os-
cillation frequency and oscillator gain (4.8 MHz and 7.2 MHz/V respec-
tively). The digital test pads allow to measure the oscillation frequencies
of the DCO, which are flow ≈ 2.5 MHz or fhigh ≈ 9.5 MHz.
Table 8.5: Performance summary and comparison with prior art
Parameter This ADC [2] [3] [92] [93] [94] [95] [96]
Tech. [nm] 130 180 160 180 40 28 160 180
VDD [V] 1.8 1.8 1.6 1.8 2.5/1.2 3.3/1 1.8 5/1.8
BW [kHz] 20 20 20 24 24 24 20 20
FS [MHz] 20 2.4 3 6.144 6.5 24 11.29 2.56
SNDRpeak [dB] 69.6 76.6 80 91.3 98.2 90 98.5 103 99.3
DR [dB] 93.5 98.5 96 103.1 103 102 100.6 109 101.3
DR [dB-A] 98 103 - 106 - - - - -
Power [mW] 0.28 0.56 0.73 0.39 0.28 0.5 1.13 1.12 1.1
FoMS [dB] 172 174 170.4 180 182.3 179 173.8 181.5 173.9
Area [mm2] 0.02 0.04 0.4 0.21 1.25 0.05 0.022 0.16 0.38
The performance of the ADC has been measured by adding a 1 kHz
tone through a coupling capacitor to the required 1.16 V DC level gener-
ated using potentiometers at the input of the converter. Fig. 8.13 shows
the measured performance of the proposed ADC in the single-ended
configuration. The spectrum of Fig. 8.13(a) has been measured apply-
ing an input signal of 32 mVpeak (-20 dBFS). The peak SNDR obtained is
69.6 dB, and 71.2 dB-A when A-weighting is applied. Fig. 8.13(b) shows
the measured spectrum for an input signal of -5.5 dBFS, on which the
VCO nonlinearity limits the SNDR to 56.6 dB (55.4dB-A). In Fig. 8.13(c)
we can observe the SNDR measured for different input levels, referred to
the input full-scale (320 mVpeak). The dynamic range obtained without
and with A-weighting is respectively 93.5 dB and 98 dB-A. The current
consumption of this converter is 155 µA powered at 1.8 V.
At the cost of doubling the power and the area, the pseudo-differential
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(a)
(b)
(c)
Figure 8.13: Measurements of the single-ended configuration. (a) Mea-
sured spectrum at -20 dBFS. (b) Measured spectrum at -5.5 dBFS.
(c) Measured SNDR for different input levels.
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(a)
(b)
(c)
Figure 8.14: Measurements of the pseudo-differential configuration.
(a) Measured spectrum at -20 dBFS. (b) Measured spectrum at
-5.5 dBFS. (c) Measured SNDR for different input levels.
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configuration has a superior performance, as shown in Fig. 8.14.The
SNDR at -20 dBFS (64 mVpeak) calculated from the spectrum shown in
Fig. 8.14(a) is 76.7 dB (78.9 dB-A). Fig. 8.14(b) depicts the measured
spectrum at -5.5 dBFS, on which the SNDR obtained is 59.2d˜B (58dB-
A). The dynamic range is also extended to 98.5 dB (103 dB-A), as can be
observed in Fig. 8.14(c). As expected, the even harmonics produced by
the nonlinearities of the input VCO are canceled because of the differen-
tial operation. However, the SNDR for large input signals is still limited
by the distortion of the VCOs. Nevertheless, the linearity achieved in
both configurations is above 40 dB-A of SNDR for the maximum input
level (AOP), making them suitable for low-cost microphones without the
need for linearity compensation circuits.
It can be observed that, in addition to the even harmonics compensa-
tion, the differential configuration also reduces the low frequency noise
that is visible in Fig. 8.13(a) below 1 kHz. This noise comes from the
coupling of power supply noise to the input of both VCOs through the
off-chip common mode generator that produces the 1.16 V. As this noise
is added directly to both inputs, the single-ended configuration is very
sensitive to power supply noise, whereas in the differential configura-
tion it is attenuated by the common-mode rejection ratio (CMRR). We
have measured this ratio by connecting the input of both channels to a
100 mVpp sine wave at 1 kHz and quantifying the attenuation observed
at the differential output. The resulting CMRR is 52.3 dB, which can
be improved by enhancing the matching between both VCOs, as shown
in Fig. 8.15. In this graph we display the CMRR obtained for different
values of the correction factor gmatching, which has be used to calculate
the output sequence as follows: ydiff[n] = yp[n] ·gmatching−yn[n]. It can be
observed that the CMRR can reach above 87 dB with the appropriate
matching between the two VCOs.
The achieved Schreier figure-of-merit (FoM) [10], which is defined as
FoMS = DR + 10 log10(BW/P), is 172 dB for the single-ended modula-
tor and 174 dB for the pseudo-differential converter. Table 8.5 shows a
summary of the key parameters obtained in this chip in comparison with
the result of other audio converters reported in the last years. While the
measured DR and FoMs are in par with other works, the area occupied
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Figure 8.15: CMRR for different mismatch gain correction factors.
by our design is significantly smaller that most of them. The only pa-
pers in this selection with similar areas are [93] and [94], which were
implemented in modern technologies (40 nm and 28 nm respectively).
8.5 Conclusion
In this chapter we have presented a second-order oscillator-based Σ∆
modulator with single-bit PRIs in 0.13 µm CMOS technology. This
ADC is aimed for low-cost audio application, on which silicon area re-
duction is priority. The proposed converter consists of oscillators and
digital circuitry, applying the concept of phase referenced integrators to
replace classical integrators and DACs. In consequence, neither opera-
tional amplifier nor highly-linear circuits are required.
In contrast to the multi-bit architecture presented in Chapter 7, the
converter proposed in this chapter has been implemented using single-bit
up-down counters. The resulting system is considerably simpler and it
allows the gate level design of the digital circuitry in order to avoid the
malfunctions detected in the previous prototype.
The resulting chip works both as a single-channel converter and in
a pseudo-differential configuration. The single-channel system reaches
71.2 dB-A of peak SNDR, 98 dB-A of dynamic range, and 155 µA of
current consumption. The pseudo-differential system has 78.9 dB-A of
peak SNDR, 103 dB-A of dynamic range, and it consumes 310 µA. The
area occupied by each channel is 0.02 mm2 (i.e., 0.04mm2 for the pseudo-
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differential architecture), which is significantly smaller than most of au-
dio converters with similar performance.
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CHAPTER 9
Conclusions and future work
This work is a survey of the opportunities to develop oscillator-based
data converters for audio applications. In particular, we have studied
different options for digitizing sound pressure variations combining ca-
pacitive MEMS microphones with oscillator-based Σ∆ modulators.
The first architecture considered is the connection of the capacitive
sensor as the load of an oscillator in order to control its oscillation fre-
quency through the sensor capacitance. This approach is very appealing
because it does not require the biasing circuitry that is typically used in
existing microphone readout circuits. However, our feasibility analysis
has shown that MEMS parasitics limit the performance of this imple-
mentation. As a consequence, we decided to focus on the development of
efficient analog-to-digital converters, considering that the MEMS is con-
nected to a biasing circuitry that provides an analog signal, as is done
in existing readout circuits. The ADC topology that we have considered
is a high-order oscillator-based Σ∆ modulator. This kind of systems
can be designed based on the equivalence between a classical integrator
and phase referenced integrators built combining oscillators with digital
circuitry. The resulting integrator presents potential advantages such
as lower supply voltage, compact footprint, and scalability in modern
technologies. In this work, we have proposed different implementation
alternatives to overcome some of the challenges of this architecture, and
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we have fabricated and measured two testchips to demonstrate the fea-
sibility of this approach.
We have also worked on the development of simulation and analy-
sis methodologies for different effects that degrade the performance of
oscillator-based ADCs. The main limitations of this kind of architectures
are phase noise and distortion, which limit the accuracy of the frequency-
encoding process. Transient simulations are often used to estimate the
influence of these two effects in the converter. However, the computation
time required to perform these simulations is too long, specially in some
high resolution applications. In consequence, we have developed a simu-
lation method aimed to reduce the computation time and allow the use
of iterative algorithms during the design phase. The other impairment
studied is clock jitter, whose effects are also a common limitation in clas-
sical continuous-time Σ∆ implementation. However, most of the clock
jitter analysis available in the literature are aimed at the dominant error
sources of specific modulator topologies. In this work we have presented
a time-base projection that facilitates the study of the influence of clock
jitter in any modulator topology without loss of accuracy.
In summary, the main contributions of this work are:
I. The feasibility analysis of capacitance-controlled oscillators for the
readout of capacitive MEMS presented in Chapter 2. We have stud-
ied the parasitics due to the MEMS construction and its connection
with the ASIC. In addition, we have performed a survey of potential
capacitance-controlled oscillators, including LC and inductor-less
oscillators. We have found that this approach is not efficient for
several reasons. The main reason is that MEMS parasitics reduce
the sensitivity of the oscillator, which is already insufficient due to
the low capacitance variation of the MEMS microphone.
II. The high-order single-loop oscillator-based Σ∆ modulator described
in Chapter 4. We have used the phase referenced integrator model
of a VCO-counter unit as described in Chapter 3 to propose a novel
Σ∆ modulator. The proposed architecture can be implemented us-
ing only oscillators, DACs, and digital circuitry, which can be very
efficient in area, specially in modern technologies.
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III. The input referred phase noise model and the simulation strategy
presented in Chapter 5. Although phase noise has been intensively
studied during several decades, previous analysis of the influence
of phase noise in oscillator-based modulators are restricted to cer-
tain modulator topologies. In contrast, the methodology presented
in Chapter 5 can be applied to any oscillator regardless its post-
processing. We also described a simulation strategy to estimate the
SNDR of an oscillator-based converters very efficient in time, which
can be easily combined with iterative algorithms and optimization
tools.
IV. The time-based projection proposed in Chapter 6 for the study
of clock jitter in continuous-time Σ∆ modulators. This approach
allows the modeling of clock jitter as additive noise without loss of
accuracy, and can be applied to almost any modulator topology.
This method is potentially advantageous to study the influence of
clock jitter in certain modulator topologies that can not be easily
analyzed using existing methods, such as oscillator-based converters
or band-pass modulators.
V. The experimental validation of II through the design and implemen-
tation of a second-order VCO-based Σ∆ modulator with single-bit
interstage connection presented in Chapter 8. In this case, the in-
terconnection between the first and the second stage was single-bit,
which allowed the simplification of the digital circuitry to avoid the
problems described in Chapter 7. The resulting integrated circuit
achieved the expected performance, reaching 103 dB-A of dynamic
range in the pseudo-differential configuration. Although the power
consumption and the figure-of-merit was slightly worse than other
converters reported during the last years, the silicon area occupied
by the pseudo-differential converter was approximately 0.04 mm2,
which is significantly smaller than most of audio converters with
similar performance.
Finally, we would like to propose several ideas that may be of interest
for future research:
• Modification of the MEMS microphone to reduce the parasitics that
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difficult its integration with the oscillator. This modifications may
include:
 Reduction of the membrane and backplate resistance using dif-
ferent materials in the construction of these structures. Al-
ternatively, a conductive coating may be deposited over both
structure to reduce its equivalent resistance.
 Reduction of the interconnection parasitics by fabricating a
monolithic MEMS with the readout circuit implemented in the
same chip as the MEMS sensor.
• Design and implementation of a fourth-order VCO-based Σ∆ mod-
ulator, including an analysis of the noise contribution of each stage
in terms of phase noise and phase quantization noise.
• Design of a power-efficient input stage for the pseudo-differential
VCO-based Σ∆ presented in Chapter 8 compatible with both SBP
and DBP MEMS.
• Complete integration of the simulation strategy described in Chap-
ter 5 into the optimization tools currently available in design envi-
ronments.
• In-depth study of the influence of clock jitter in oscillator-based
Σ∆M and band-pass Σ∆M using the time-base projection presented
in Chapter 6.
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APPENDIX A
Performance metrics for audio
ADCs and sensors
The competitiveness of a sensor application is given by several factors.
On one hand, the cost of the sensor is mainly determined by the fabrica-
tion costs such as silicon area, technology, package cost, complexity and
cost of the sensing element, etc. On the other hand, the performance
of the sensor depends on the resolution achieved and on the power con-
sumed by the system. Here, we will explain the relevant parameters
related to MEMS microphones.
One of the main nonidealities that limit the resolution of the sensor
is distortion. The nonlinear operation of some stages of the system
causes the appearance of harmonic components at frequencies multiple
of the input signal. The two parameters commonly used to quantify the
distortion present on the output signal for a sinusoidal input tone are
the total harmonic distortion (THD) and the signal to distortion ratio
(SDR). The THD is given by the following expression:
THD =
+∞∑
h=2
V 2h·fin
V 2fin
, (A.1)
where V 2fin is the power of the fundamental tone and V
2
h·fin is the power
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of the h-th harmonic. The THD is typically expressed in percentage. In
contrast, the SDR is given in decibels, and follows
SDR = 10 log10
V 2fin
+∞∑
h=2
V 2h·fin
= −10 log10(THD). (A.2)
Another nonideality that degrades the performance of the system is
noise, which appears in the output spectrum spread over a wide range
of frequencies. The signal to noise ratio is expressed in decibels and can
be calculated using the following equation:
SNR = 10 log10
V 2fin∫ BWhi
BWlo
V 2n (f)df
(A.3)
where BWlo and BWhi are respectively the lower and the upper limit of
the band of interest (we assume that the noise out of this band will be
digitally filtered in a post-processing stage), and Vn(f) is the power spec-
tral density (PSD) of the noise. Variants of the SNR are commonly used
to limit the noise contribution taken into account in the calculation of
this metric. For example, the SQNR refers to the signal to quantization
noise ratio, on which only the noise added in the quantization process is
considered. Another common metric is the signal to noise and distortion
ratio (SNDR), which is given by the following expression:
SNDR = 10 log10
V 2fin
+∞∑
h=2
V 2h·fin +
∫ BWhi
BWlo
V 2n (f)df
. (A.4)
All these metrics depend on the input signal, and must be always
given indicating the input level used to calculate them. Conversely,
there are other parameters used to quantify the system performance
that are independent of the input level. For example, the dynamic range
(DR) represents the range of input levels for which the resolution of the
sensor reaches the specifications considered acceptable in that particular
application. Figure A.3 illustrates an example of a dynamic range plot on
which the SNDR is plotted for different input levels. The dynamic range
is the difference in decibels between the maximum input level (typically
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limited by distortion or stability issues) and the minimum input level
(limited by the noise floor of the system).
SN
DR
 [d
B]
Input level [dBFS]
DR
SNDRpeak
Figure A.1: Example of a dynamic range plot.
Finally, the following two figures-of-merit (FoM) are commonly used
to quantify the competitiveness of an ADC in terms of performance and
power consumption. On one hand, the FoM derived from the work of
Robert Walden [97,98] is defined as:
FoMW =
P
2BW · 2DR−1.766.02 , (A.5)
where P is the power consumption and BW is the bandwidth of the
converter. On the other hand, the Schreier FoM presented in [10] is
defined as:
FoMS = DR + 10 log10(BW/P). (A.6)
A popular variation of these FoMs [99, 100] replaces the DR by the
SNDRpeak, which is the maximum SNDR obtained for the whole range
of input levels.
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A.1 Considerations for audio acquisition
systems
In the particular case of audio acquisition systems, there are a few addi-
tional consideration that must be taken into account. Firstly, the input
level is determined by the sound pressure level (SPL) which is measured
in dBSPL. The reference sound level (0 dBSPL) corresponds to a pressure
variation of 20 µParms, which is considered closed to the threshold of hu-
man hearing. Furthermore, in some applications it is common to apply
A-weighting to the output spectrum before calculating the SNR, SNDR,
and DR. A-weighting is a filtering that mimics how the sensitivity of
the human ear changes over frequency. Figure A.3 shows the gain of the
A-weighting filter for different frequencies in the range from 20 Hz to 20
kHz. Note that most of the attenuation occurs at low frequencies. The
reference input frequency commonly used in this kind of application is
1 kHz, frequency at which the gain of the A-weighting filter is nearly
0 dB. In order to differentiate whether we are applying A-weighting or
not, we use dB-A instead of dB to express the SNR/SNDR/DR of a
system when it has been calculated using A-weighting.
Figure A.2: A-weighting transfer function.
The acoustic overload point (AOP) is the maximum acoustic level for
which the performance of the system is considered acceptable, which is in
most of the cases limited by distortion. The level of distortion accepted
depends on the specific audio application, and is typically between 20
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and 40 dB of SNDR. Therefore, in contrast to what is common in other
applications, the dynamic range plot of a microphone can have a wide
region on which distortion dominates over noise, as shown in Figure A.3.
In addition to the SNDRpeak, the AOP and the DR, we have marked the
SNDR at 94 dBSPL (i.e., with a pressure variation of 1 Parms) which is a
reference amplitude commonly used in microphones.
SN
DR
 [d
B 
or
 d
B-
A]
Input level [dBSPL]
DR
SNDRpeak
SNDR @94dBSPL
SNDR @AOP
AOP
Figure A.3: Typical dynamic range plot in audio acquisition systems.
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